var searchData=
[
  ['c_20api_0',['C API',['../page_capi.html',1,'C API'],['../page_coding.html#coding_api_hilevelc',1,'High-Level: The C API'],['../page_capi.html#capi_install',1,'Installing the C API'],['../page_c_api.html',1,'UHD - C API'],['../page_capi.html#capi_usage',1,'Using the C API']]],
  ['c_20compiler_1',['C++ Compiler',['../page_build_guide.html#autotoc_md76',1,'']]],
  ['c_20level_20handles_2',['C-Level Handles',['../page_c_api.html#c_api_handles',1,'']]],
  ['c_5fapi_2edox_3',['c_api.dox',['../c__api_8dox.html',1,'']]],
  ['c_5fcompiler_4',['c_compiler',['../namespaceuhd_1_1build__info.html#ab636a57c8fef8fec76a6a6a444d00959',1,'uhd::build_info']]],
  ['c_5fflags_5',['c_flags',['../namespaceuhd_1_1build__info.html#a759f8f27f7a391e63a434a0026d42183',1,'uhd::build_info']]],
  ['cable_6',['Using the MIMO Cable',['../page_usrp2.html#usrp2_mimocable',1,'']]],
  ['cable_7',['Method 3 - MIMO cable',['../page_sync.html#sync_time_mimocable',1,'']]],
  ['cable_20reference_20signals_20n200_20series_20usrp2_8',['MIMO cable reference signals (N200-Series, USRP2)',['../page_sync.html#sync_commonref_mimo',1,'']]],
  ['calibrating_20multiple_20paths_20at_20once_9',['Calibrating multiple paths at once',['../page_power.html#power_cal_switch',1,'']]],
  ['calibrating_20your_20own_20device_10',['Calibrating your own device',['../page_power.html#power_usercal',1,'']]],
  ['calibration_11',['Calibration',['../page_twinrx.html#twinrx_power_cal',1,'Power Calibration'],['../page_zbx.html#zbx_pwr_cal',1,'Power Calibration'],['../page_calibration.html#calibration_self',1,'Self-Calibration']]],
  ['calibration_12',['ADC self calibration',['../page_usrp_x4xx.html#x4xx_adc_self_cal',1,'']]],
  ['calibration_20and_20frontend_20correction_13',['Device Calibration and Frontend Correction',['../page_calibration.html',1,'page_devices']]],
  ['calibration_20data_14',['Calibration Data',['../page_calibration.html#calibration_data',1,'Calibration Data'],['../page_calibration.html#modify_cal_data',1,'Modify Calibration Data']]],
  ['calibration_20data_20to_20uhd_204_15',['Converting UHD 3.x calibration data to UHD 4',['../page_calibration.html#calibration_data_csv',1,'']]],
  ['calibration_20files_16',['Ignoring Calibration Files',['../page_calibration.html#ignore_cal_file',1,'']]],
  ['calibration_20procedure_17',['Calibration Procedure',['../page_usrp_e3xx.html#e312_battery_calibration',1,'']]],
  ['calibration_20table_20storage_18',['Calibration Table Storage',['../page_power.html#power_storage',1,'']]],
  ['calibration_20utilities_19',['Calibration Utilities',['../page_calibration.html#calibration_self_utils',1,'']]],
  ['calibration_20utility_20for_20custom_20drivers_20',['Extending the calibration utility for custom drivers',['../page_power.html#power_usercal_extend',1,'']]],
  ['calibration_2edox_21',['calibration.dox',['../calibration_8dox.html',1,'']]],
  ['calibrations_22',['Calibrations',['../page_usrp_n3xx.html#n3xx_mg_calibrations',1,'RF Calibrations'],['../page_usrp_n3xx.html#n3xx_rh_calibrations',1,'RF Calibrations']]],
  ['callback_5ffunc_5ft_23',['callback_func_t',['../classuhd_1_1experts_1_1dag__vertex__t.html#a92bf3a495899b566a6c421ec2f0ccfb0',1,'uhd::experts::dag_vertex_t']]],
  ['can_20be_20timed_24',['Which commands can be timed?',['../page_timedcmds.html#timedcmds_gen_cmds_what',1,'']]],
  ['capabilities_20of_20the_20extension_20framework_25',['Capabilities of the Extension Framework',['../page_extension.html#extension_capabilities',1,'']]],
  ['capability_26',['capability',['../page_usrp_e3xx.html#e3xx_rasm_mender',1,'Mender: Remote update capability'],['../page_usrp_n3xx.html#n3xx_rasm_mender',1,'Mender: Remote update capability']]],
  ['capacity_5fbytes_27',['capacity_bytes',['../classuhd_1_1rfnoc_1_1chdr_1_1strs__payload.html#a12f36d1ffc5fe1ab914d290b543f6cd8',1,'uhd::rfnoc::chdr::strs_payload']]],
  ['capacity_5fpkts_28',['capacity_pkts',['../classuhd_1_1rfnoc_1_1chdr_1_1strs__payload.html#ad17451903958709af7ca7d70aef15374',1,'uhd::rfnoc::chdr::strs_payload']]],
  ['capi_2edox_29',['capi.dox',['../capi_8dox.html',1,'']]],
  ['card_30',['Installing the PCI Express Card',['../page_usrp_x3x0.html#autotoc_md70',1,'']]],
  ['card_31',['card',['../page_usrp_e3xx.html#e3xx_sdcard',1,'The SD card'],['../page_usrp_n3xx.html#n3xx_sdcard',1,'The SD card'],['../page_usrp_e3xx.html#update_sdcard',1,'Updating the SD card']]],
  ['card_20burner_20tool_20unix_32',['Use the card burner tool (UNIX)',['../page_usrp2.html#usrp2_load_cardburner',1,'']]],
  ['card_20burner_20tool_20windows_33',['Use the card burner tool (Windows)',['../page_usrp2.html#usrp2_load_cardburnerwin',1,'']]],
  ['card_20images_34',['card images',['../page_usrp_e3xx.html#e3xx_fsbuild',1,'Building custom filesystems and SD card images'],['../page_usrp_n3xx.html#n3xx_fsbuild',1,'Building custom filesystems and SD card images']]],
  ['card_20usrp2_20only_35',['Load the Images onto the SD card (USRP2 only)',['../page_usrp2.html#usrp2_load',1,'']]],
  ['cases_36',['Test Cases',['../md_usrp3_2sim_2legacy__testbenches.html#autotoc_md155',1,'']]],
  ['cast_37',['cast',['../classuhd_1_1transport_1_1managed__buffer.html#ae164ac01ad5c00318cc6596d1043f7a5',1,'uhd::transport::managed_buffer::cast()'],['../classuhd_1_1device__addr__t.html#a215b528fec99128653f18bcfcf90b24e',1,'uhd::device_addr_t::cast()'],['../classuhd_1_1soft__register__base.html#a5bd038140bb82186fdbdc34aec44f7ec',1,'uhd::soft_register_base::cast()']]],
  ['cast_2ehpp_38',['cast.hpp',['../cast_8hpp.html',1,'']]],
  ['cbx_20series_39',['CBX Series',['../page_dboards.html#dboards_cbx',1,'']]],
  ['cfg_5fpayload_40',['cfg_payload',['../structuhd_1_1rfnoc_1_1chdr_1_1mgmt__op__t_1_1cfg__payload.html',1,'uhd::rfnoc::chdr::mgmt_op_t::cfg_payload'],['../structuhd_1_1rfnoc_1_1chdr_1_1mgmt__op__t_1_1cfg__payload.html#a7521a49a64ad43f22c9505a059a89f8a',1,'uhd::rfnoc::chdr::mgmt_op_t::cfg_payload::cfg_payload(uint16_t addr_, uint32_t data_=0)'],['../structuhd_1_1rfnoc_1_1chdr_1_1mgmt__op__t_1_1cfg__payload.html#a08a62ea021d1a54c42cdb18229d23ee3',1,'uhd::rfnoc::chdr::mgmt_op_t::cfg_payload::cfg_payload(payload_t payload_)']]],
  ['chain_20in_20generation_202_20products_41',['Customizing the Signal Chain in Generation 2 products',['../md_usrp2_2customize__signal__chain.html',1,'']]],
  ['chain_3a_42',['Tuning the receive chain:',['../page_general.html#general_tuning_rxchain',1,'']]],
  ['change_20the_20led_20behavior_43',['change the LED Behavior',['../page_usrp_x4xx.html#x4xx_usage_rearpanelleds_configurable_persistentbeh',1,'Persistently change the LED Behavior'],['../page_usrp_x4xx.html#x4xx_usage_rearpanelleds_configurable_tempbeh',1,'Temporarily change the LED Behavior']]],
  ['change_20the_20usrp_20s_20ip_20address_44',['Change the USRP&apos;s IP address',['../page_usrp_x3x0.html#x3x0_setup_change_ip',1,'']]],
  ['change_20the_20usrp2_20s_20ip_20address_45',['Change the USRP2&apos;s IP address',['../page_usrp2.html#usrp2_network_changeip',1,'']]],
  ['changing_20the_20master_20clock_20rate_46',['Changing the Master Clock Rate',['../page_usrp_b100.html#b100_mcr',1,'Changing the Master Clock Rate'],['../page_usrp_b200.html#b200_mcr',1,'Changing the Master Clock Rate'],['../page_usrp_e1x0.html#e1x0_mcr',1,'Changing the Master Clock Rate']]],
  ['channel_47',['channel',['../structuhd_1_1async__metadata__t.html#aa17b8f14b9ddafca72ef869496723925',1,'uhd::async_metadata_t']]],
  ['channel_202_20channel_20transceiver_48',['N310/N300 4-channel/2-channel Transceiver',['../page_usrp_n3xx.html#n3xx_feature_list_mg',1,'']]],
  ['channel_20and_20device_20numbering_49',['Channel and Device Numbering',['../page_multiple.html#multiple_channumbers',1,'']]],
  ['channel_20blocks_20and_20resource_20types_50',['Properties on multi-channel blocks and resource types',['../page_properties.html#props_multichan',1,'']]],
  ['channel_20phase_51',['Synchronizing Channel Phase',['../page_sync.html#sync_phase',1,'']]],
  ['channel_20transceiver_52',['channel Transceiver',['../page_usrp_n3xx.html#n3xx_feature_list_mg',1,'N310/N300 4-channel/2-channel Transceiver'],['../page_usrp_n3xx.html#n3xx_feature_list_rh',1,'N320/N321 2-channel Transceiver']]],
  ['channel_5flist_53',['channel_list',['../structuhd__stream__args__t.html#aba4933e6c75e28e9c267f089c7f7bd96',1,'uhd_stream_args_t']]],
  ['channels_54',['Channels',['../page_configuration.html#config_stream_args_channels',1,'']]],
  ['channels_55',['channels',['../structuhd_1_1stream__args__t.html#aebfb903c0cb6c040d78ef90917e55a61',1,'uhd::stream_args_t::channels'],['../page_usrp2.html#usrp2_misc_multirx',1,'Multiple RX channels'],['../page_usrp_x3x0.html#x3x0_misc_multirx',1,'Multiple RX channels']]],
  ['chdr_56',['CHDR',['../page_rtp.html#rtp_chdr',1,'CHDR'],['../md_usrp3_2sim_2libs__axi.html#autotoc_md168',1,'CHDR']]],
  ['chdr_20used_20by_20b200_20series_20devices_57',['Legacy CHDR (Used by B200-series devices)',['../page_rtp.html#rtp_legacy_chdr',1,'']]],
  ['chdr_5fheader_58',['chdr_header',['../classuhd_1_1rfnoc_1_1chdr_1_1chdr__header.html',1,'uhd::rfnoc::chdr::chdr_header'],['../classuhd_1_1rfnoc_1_1chdr_1_1chdr__header.html#a96df8d69648351972ad355f654ecf869',1,'uhd::rfnoc::chdr::chdr_header::chdr_header()=default'],['../classuhd_1_1rfnoc_1_1chdr_1_1chdr__header.html#a38e3a544651d98c5272dcec13baadff8',1,'uhd::rfnoc::chdr::chdr_header::chdr_header(const chdr_header &amp;rhs)=default'],['../classuhd_1_1rfnoc_1_1chdr_1_1chdr__header.html#a641a42e211c9f8ba8be86ccef7f50d7a',1,'uhd::rfnoc::chdr::chdr_header::chdr_header(chdr_header &amp;&amp;rhs)=default'],['../classuhd_1_1rfnoc_1_1chdr_1_1chdr__header.html#a39e4f4b276d818b8d12d810282a56b5d',1,'uhd::rfnoc::chdr::chdr_header::chdr_header(uint64_t flat_hdr)']]],
  ['chdr_5fpacket_59',['chdr_packet',['../classuhd_1_1utils_1_1chdr_1_1chdr__packet.html',1,'uhd::utils::chdr::chdr_packet'],['../classuhd_1_1utils_1_1chdr_1_1chdr__packet.html#adb661fcb9c9803dca025ec1d04e45caf',1,'uhd::utils::chdr::chdr_packet::chdr_packet(uhd::rfnoc::chdr_w_t chdr_w, uhd::rfnoc::chdr::chdr_header header, payload_t payload, boost::optional&lt; uint64_t &gt; timestamp=boost::none, std::vector&lt; uint64_t &gt; metadata={})'],['../classuhd_1_1utils_1_1chdr_1_1chdr__packet.html#accf7e11700ca01d55f88094ff4ca06b5',1,'uhd::utils::chdr::chdr_packet::chdr_packet(uhd::rfnoc::chdr_w_t chdr_w, uhd::rfnoc::chdr::chdr_header header, std::vector&lt; uint8_t &gt; payload_data, boost::optional&lt; uint64_t &gt; timestamp=boost::none, std::vector&lt; uint64_t &gt; mdata={})']]],
  ['chdr_5fpacket_2ehpp_60',['chdr_packet.hpp',['../chdr__packet_8hpp.html',1,'']]],
  ['chdr_5fpacket_2eipp_61',['chdr_packet.ipp',['../chdr__packet_8ipp.html',1,'']]],
  ['chdr_5fpacket_3a_3ato_5fstring_5fwith_5fpayload_3c_20chdr_5frfnoc_3a_3amgmt_5fpayload_20_3e_62',['to_string_with_payload&lt; chdr_rfnoc::mgmt_payload &gt;',['../namespaceuhd_1_1utils_1_1chdr.html#a1ff000cadf1692eaa0c14bffca610b07',1,'uhd::utils::chdr']]],
  ['chdr_5ftypes_2ehpp_63',['chdr_types.hpp',['../chdr__types_8hpp.html',1,'']]],
  ['chdr_5fw_64',['chdr_w',['../structuhd_1_1rfnoc_1_1noc__block__base_1_1make__args__t.html#a7d5c95ed4a9e9e17ca77aee8960f9f98',1,'uhd::rfnoc::noc_block_base::make_args_t']]],
  ['chdr_5fw_5f128_65',['CHDR_W_128',['../namespaceuhd_1_1rfnoc.html#aa353f57908f6c75d49e02218afdc3a9ea9f930912fb121b31d916126db425d7e0',1,'uhd::rfnoc']]],
  ['chdr_5fw_5f256_66',['CHDR_W_256',['../namespaceuhd_1_1rfnoc.html#aa353f57908f6c75d49e02218afdc3a9eaa8965d34b52fff19084efa25bd438562',1,'uhd::rfnoc']]],
  ['chdr_5fw_5f512_67',['CHDR_W_512',['../namespaceuhd_1_1rfnoc.html#aa353f57908f6c75d49e02218afdc3a9eae427e05eb4cdeadf0ce82a87c3eb8173',1,'uhd::rfnoc']]],
  ['chdr_5fw_5f64_68',['CHDR_W_64',['../namespaceuhd_1_1rfnoc.html#aa353f57908f6c75d49e02218afdc3a9eaeb8463dff1f56d8c5fe2f3dc752b2c7f',1,'uhd::rfnoc']]],
  ['chdr_5fw_5ft_69',['chdr_w_t',['../namespaceuhd_1_1rfnoc.html#aa353f57908f6c75d49e02218afdc3a9e',1,'uhd::rfnoc']]],
  ['chdr_5fw_5fto_5fbits_70',['chdr_w_to_bits',['../namespaceuhd_1_1rfnoc.html#ae39b4ee2bd7eff9e27e9e6cbaab77ce7',1,'uhd::rfnoc']]],
  ['check_5ftopology_71',['check_topology',['../classuhd_1_1rfnoc_1_1node__t.html#a83f8adc2f8c84a6787b104ff7c064042',1,'uhd::rfnoc::node_t']]],
  ['chipscope_72',['Chipscope',['../page_usrp_e3xx.html#e31x_hw_chipscope',1,'Debugging custom FPGA designs with Xilinx Chipscope'],['../page_usrp_x3x0.html#x3x0_hw_chipscope',1,'Debugging custom FPGA designs with Xilinx Chipscope']]],
  ['choice_73',['Formats and Converter Choice',['../page_converters.html#converters_formats',1,'']]],
  ['cid_74',['cid',['../structuhd_1_1transport_1_1vrt_1_1if__packet__info__t.html#af62653022a572ca25e58207612857116',1,'uhd::transport::vrt::if_packet_info_t']]],
  ['claiming_75',['Device Claiming',['../page_mpm.html#mpm_arch_claiming',1,'']]],
  ['class_76',['graph. Data nodes and workers are derived from this class.',['../classuhd_1_1experts_1_1dag__vertex__t.html#autotoc_md255',1,'']]],
  ['class_5fdata_77',['CLASS_DATA',['../namespaceuhd_1_1experts.html#af1b8b1c6da637abfdc2313366ae50a74a9a77db17f1785015188ea4852f0b9489',1,'uhd::experts']]],
  ['class_5fproperty_78',['CLASS_PROPERTY',['../namespaceuhd_1_1experts.html#af1b8b1c6da637abfdc2313366ae50a74aea7bbf57be01ea42c905d5d40211be74',1,'uhd::experts']]],
  ['class_5fworker_79',['CLASS_WORKER',['../namespaceuhd_1_1experts.html#af1b8b1c6da637abfdc2313366ae50a74a20aac74f648c72278a4a60c9c8f34a8f',1,'uhd::experts']]],
  ['clean_20dirty_20attributes_20of_20properties_80',['Clean/Dirty Attributes of Properties',['../page_properties.html#props_resolvers_cldrty',1,'']]],
  ['clear_81',['clear',['../classuhd_1_1usrp_1_1cal_1_1zbx__tx__dsa__cal.html#a1f2ac67ee563278a8d2d125957622c72',1,'uhd::usrp::cal::zbx_tx_dsa_cal::clear()'],['../classuhd_1_1usrp_1_1cal_1_1zbx__rx__dsa__cal.html#ad9e2f49d09eb995cd6753facfbd6b8fe',1,'uhd::usrp::cal::zbx_rx_dsa_cal::clear()'],['../classuhd_1_1usrp_1_1cal_1_1iq__cal.html#ad5aeb584452b1d6519a148fcf92c52c6',1,'uhd::usrp::cal::iq_cal::clear()'],['../classuhd_1_1usrp_1_1cal_1_1pwr__cal.html#a8841d22adc5cccdae9d9cff3a4898769',1,'uhd::usrp::cal::pwr_cal::clear()']]],
  ['clear_5fcommand_5ftime_82',['clear_command_time',['../classuhd_1_1rfnoc_1_1node__t.html#ae83cc390149e25add84c027599ca6910',1,'uhd::rfnoc::node_t::clear_command_time()'],['../classuhd_1_1usrp_1_1multi__usrp.html#a607aee766d21228a7aaabde2771eb46f',1,'uhd::usrp::multi_usrp::clear_command_time()']]],
  ['clear_5fhistory_83',['clear_history',['../classuhd_1_1rfnoc_1_1fosphor__block__control.html#a5e8fcfe7ba59bdf749758ba7a5db2707',1,'uhd::rfnoc::fosphor_block_control']]],
  ['clear_5fread_5fcallback_84',['clear_read_callback',['../classuhd_1_1experts_1_1dag__vertex__t.html#a7b67248fbe0d6dae73f4d3e1be668e42',1,'uhd::experts::dag_vertex_t']]],
  ['clear_5fwrite_5fcallback_85',['clear_write_callback',['../classuhd_1_1experts_1_1dag__vertex__t.html#ad1355d1d704e93f10409cdee877aa0bc',1,'uhd::experts::dag_vertex_t']]],
  ['clip_86',['clip',['../structuhd_1_1meta__range__t.html#ac8d51a6ed0a12442df5e8e4e25de6279',1,'uhd::meta_range_t::clip()'],['../namespaceuhd.html#a6edec8184d2f6d70f59f34d674c57a37',1,'uhd::clip()']]],
  ['clipped_5frf_5ffreq_87',['clipped_rf_freq',['../structuhd__tune__result__t.html#a1179065a82f6d8d4855462a5c3a41ee9',1,'uhd_tune_result_t::clipped_rf_freq'],['../structuhd_1_1tune__result__t.html#a56e0333fe253ea3af45c8d7a74f6ce7e',1,'uhd::tune_result_t::clipped_rf_freq']]],
  ['clipping_88',['Amplitude Ranges and Clipping',['../page_power.html#power_amp_rate',1,'']]],
  ['clock_89',['CLOCK',['../classuhd_1_1device.html#ae23e4e2a10b8ba796cc5fbe08c73d021a0a8c15728e7ea099bbb4fe629be3ca44',1,'uhd::device']]],
  ['clock_90',['High-Level: The Multi-USRP-Clock',['../page_coding.html#coding_api_hilevelclock',1,'']]],
  ['clock_91',['clock',['../page_usrp_x3x0.html#x3x0_set_clocking_dboard',1,'Daughterboard clock'],['../page_dboards.html#dboards_clock_rate',1,'Daughterboard reference clock'],['../page_usrp_x3x0.html#x3x0_set_clocking_mboard',1,'Motherboard clock']]],
  ['clock_2010_20mhz_92',['Ref Clock - 10 MHz',['../page_usrp2.html#usrp2_hw_refclk',1,'']]],
  ['clock_2010_20mhz_20or_20other_20frequency_93',['Ref Clock (10 MHz or other frequency)',['../page_usrp_x3x0.html#x3x0_hw_x3x0_hw_ref10M',1,'']]],
  ['clock_2010mhz_94',['Ref Clock - 10MHz',['../page_usrp_e1x0.html#e1x0_clksync_ref',1,'']]],
  ['clock_20and_20time_20synchronization_95',['Clock and Time Synchronization',['../page_usrp_e3xx.html#e31x_hw_sync',1,'Clock and Time Synchronization'],['../page_usrp_e3xx.html#e320_hw_sync',1,'Clock and Time Synchronization']]],
  ['clock_20configuration_20resistor_96',['Step 1: Move the clock configuration resistor',['../page_dboards.html#dboards_dbsrxmod_1',1,'']]],
  ['clock_20modification_97',['External clock modification',['../page_usrp1.html#usrp1_hw_extclk',1,'']]],
  ['clock_20rate_98',['Clock Rate',['../page_usrp_b100.html#b100_mcr',1,'Changing the Master Clock Rate'],['../page_usrp_b200.html#b200_mcr',1,'Changing the Master Clock Rate'],['../page_usrp_e1x0.html#e1x0_mcr',1,'Changing the Master Clock Rate']]],
  ['clock_20rate_20and_20nyquist_99',['Master clock rate and Nyquist',['../page_general.html#general_sampleratenotes_nyquist',1,'']]],
  ['clock_20rate_20setting_100',['Automatic Clock Rate Setting',['../page_usrp_b200.html#b200_auto_mcr',1,'']]],
  ['clock_20rate_20tick_20rate_20and_20sampling_20rate_101',['Master Clock Rate, Tick Rate, and Sampling Rate',['../page_twinrx.html#twinrx_dboards_mcr',1,'']]],
  ['clock_20rates_102',['Master Clock Rates',['../page_usrp_x4xx.html#x4xx_usage_mcrs',1,'']]],
  ['clock_20selection_103',['Automatic master-clock selection',['../page_general.html#general_sampleratenotes_automatic',1,'']]],
  ['clock_20synchronization_104',['Clock Synchronization',['../page_usrp_e1x0.html#e1x0_clksync',1,'']]],
  ['clock_20time_20synchronization_105',['Clock/Time Synchronization',['../page_usrp_n3xx.html#n3xx_synchronization',1,'']]],
  ['clocking_106',['Clocking',['../page_usrp_x4xx.html#x4xx_too_clocking',1,'Clocking'],['../page_usrp_x3x0.html#x3x0_setup_clocking',1,'Setup Clocking']]],
  ['clocks_20and_20resets_20sim_5fclks_5frsts_20vh_107',['Clocks and Resets (sim_clks_rsts.vh)',['../md_usrp3_2sim_2libs__general.html#autotoc_md196',1,'']]],
  ['clone_108',['clone',['../classuhd_1_1rfnoc_1_1property__base__t.html#a8eda7b5117fa6d04d5c57920b105dcd2',1,'uhd::rfnoc::property_base_t::clone()'],['../classuhd_1_1rfnoc_1_1property__t.html#ac18563e28afb0b4d31faf8cb702c2ef5',1,'uhd::rfnoc::property_t::clone()']]],
  ['close_109',['close',['../md_usrp3_2sim_2libs__general.html#autotoc_md204',1,'']]],
  ['cmake_110',['CMake',['../page_build_guide.html#build_apps',1,'Building applications that require UHD using CMake'],['../page_build_guide.html#autotoc_md77',1,'CMake'],['../page_build_guide.html#generate_unix',1,'Generate Makefiles with CMake'],['../page_build_guide.html#cmake_win',1,'Generate the project with CMake']]],
  ['cmd_5fcmderr_111',['CMD_CMDERR',['../namespaceuhd_1_1rfnoc_1_1chdr.html#aac132980dc213b6c59d2f0495744fbdbace04be1704aa8d424020b35733757d4e',1,'uhd::rfnoc::chdr']]],
  ['cmd_5fokay_112',['CMD_OKAY',['../namespaceuhd_1_1rfnoc_1_1chdr.html#aac132980dc213b6c59d2f0495744fbdbabb05abda3956f737a77d75640b97c89a',1,'uhd::rfnoc::chdr']]],
  ['cmd_5ftserr_113',['CMD_TSERR',['../namespaceuhd_1_1rfnoc_1_1chdr.html#aac132980dc213b6c59d2f0495744fbdba7711cddba0b4bb5fd3d1f32e38edec12',1,'uhd::rfnoc::chdr']]],
  ['cmd_5fwarning_114',['CMD_WARNING',['../namespaceuhd_1_1rfnoc_1_1chdr.html#aac132980dc213b6c59d2f0495744fbdbae96d4da87ea6100172cfcd2d1c580054',1,'uhd::rfnoc::chdr']]],
  ['code_115',['Code',['../page_rtp.html#vrt_code',1,'Code'],['../page_c_api.html#c_api_examples',1,'Example Code']]],
  ['code_116',['code',['../structuhd_1_1exception.html#a8d01eae8ad0a250bb641e89a60295a9a',1,'uhd::exception::code()'],['../structuhd_1_1assertion__error.html#a8635ff3765278c804e32a803976b128c',1,'uhd::assertion_error::code()'],['../structuhd_1_1lookup__error.html#ac8685e59d23fd61afd0750f3d3afb5a5',1,'uhd::lookup_error::code()'],['../structuhd_1_1index__error.html#a94e6d2da83a33ee21b9b608cee75faa1',1,'uhd::index_error::code()'],['../structuhd_1_1key__error.html#aec9f068fd98d1703db151eb881c00896',1,'uhd::key_error::code()'],['../structuhd_1_1type__error.html#a9af3dc23db33529a6c078dc5abafc57a',1,'uhd::type_error::code()'],['../structuhd_1_1value__error.html#a73721c0894d4c1d7fc67ab8d920f8490',1,'uhd::value_error::code()'],['../structuhd_1_1narrowing__error.html#aedeebbc06270e71a36299bd9443cd831',1,'uhd::narrowing_error::code()'],['../structuhd_1_1runtime__error.html#a5aa5de89b74e097ed20af8658b55069f',1,'uhd::runtime_error::code()'],['../structuhd_1_1usb__error.html#a12c6eb59029780e25c1f4e76a2cc3bd6',1,'uhd::usb_error::code()'],['../structuhd_1_1not__implemented__error.html#a27be4ce1bf95e36d63096f52575a884d',1,'uhd::not_implemented_error::code()'],['../structuhd_1_1access__error.html#a92b278263a0613518d52e39ec305c8bc',1,'uhd::access_error::code()'],['../structuhd_1_1environment__error.html#aed3d4815487a80861a75e2a7cbe8af3c',1,'uhd::environment_error::code()'],['../structuhd_1_1io__error.html#a9f5a8c0873f9dcbd5c14825523d97974',1,'uhd::io_error::code()'],['../structuhd_1_1os__error.html#abc999329ce6add727a1a1c949713d5c8',1,'uhd::os_error::code()'],['../structuhd_1_1system__error.html#a8b179a41f132cc39695bb848f245681b',1,'uhd::system_error::code()'],['../structuhd_1_1syntax__error.html#a035737851aa9c354bc664c64bc22c7f1',1,'uhd::syntax_error::code()'],['../structuhd_1_1rfnoc__error.html#a60fde6bf66e9883502f03674467b12a8',1,'uhd::rfnoc_error::code()'],['../structuhd_1_1op__failed.html#a55f3972037809ae953f528d35a6274d8',1,'uhd::op_failed::code()'],['../structuhd_1_1op__timeout.html#ace5c0decf11e9f08120d3e203bdbf828',1,'uhd::op_timeout::code()'],['../structuhd_1_1op__seqerr.html#af73e5afdadd2607d6e54abf01e4d50f8',1,'uhd::op_seqerr::code()'],['../structuhd_1_1op__timerr.html#a9940f8899ec4b7d3676fe6561201d135',1,'uhd::op_timerr::code()'],['../structuhd_1_1resolve__error.html#a2abcf5a768f1bc5b1e9996f5c70ca2c7',1,'uhd::resolve_error::code()'],['../structuhd_1_1routing__error.html#aeba0374a70d8f27374e18f3c5268cb6a',1,'uhd::routing_error::code()'],['../page_build_guide.html#build_get_source',1,'Getting the source code']]],
  ['code_20for_20dealing_20with_20settling_20time_20after_20tuning_20on_20receive_3a_117',['Pseudo-code for dealing with settling time after tuning on receive:',['../page_general.html#general_tuning_waitcode',1,'']]],
  ['codes_118',['Error Codes',['../page_c_api.html#c_api_errorcode',1,'']]],
  ['coding_20to_20the_20api_119',['Coding to the API',['../page_coding.html',1,'page_uhd']]],
  ['coding_2edox_120',['coding.dox',['../coding_8dox.html',1,'']]],
  ['coerce_5fmode_5ft_121',['coerce_mode_t',['../classuhd_1_1property__tree.html#ae509cb2b5e06df9926ab2c0e7e2c76bc',1,'uhd::property_tree']]],
  ['coercer_5ftype_122',['coercer_type',['../classuhd_1_1property.html#a813bbc7de09535405025cf9f5eb75eef',1,'uhd::property']]],
  ['combine_5fdevice_5faddrs_123',['combine_device_addrs',['../namespaceuhd.html#a692cb7a14a5f8dfbb4db73f5d5d441db',1,'uhd']]],
  ['command_20advisory_124',['Multiple Timed Command Advisory',['../page_usrp_x3x0.html#x3x0_misc_timed_cmds_lockup',1,'']]],
  ['command_20line_125',['command line',['../page_build_guide.html#build_msvc_cmd_line',1,'Build the project in MSVC (command line)'],['../page_identification.html#id_identifying_cmdline',1,'Device discovery via command line']]],
  ['command_20queues_126',['Command Queues',['../page_timedcmds.html#timedcmds_gen_cmds_qs',1,'']]],
  ['command_20time_20resolution_127',['Command Time Resolution',['../page_timedcmds.html#timedcmds_res',1,'']]],
  ['commands_128',['Commands',['../page_timedcmds.html#timedcmds_gen_cmds',1,'General Timed Commands'],['../page_timedcmds.html#timedcmds_stream_cmds',1,'Stream Commands'],['../page_timedcmds.html',1,'Timed Commands'],['../page_usrp_x4xx.html#x4xx_usage_timedcmds',1,'Timed Commands']]],
  ['commands_129',['Available commands',['../page_usrpctl.html#usrpctl_commands',1,'']]],
  ['commands_20can_20be_20timed_130',['Which commands can be timed?',['../page_timedcmds.html#timedcmds_gen_cmds_what',1,'']]],
  ['commit_131',['commit',['../classuhd_1_1experts_1_1data__node__t.html#a4fc6201080a4b3542f8895899048ee6b',1,'uhd::experts::data_node_t::commit()'],['../classuhd_1_1rfnoc_1_1rfnoc__graph.html#a0ab63ff94f01225c39a46c461d2ca9ba',1,'uhd::rfnoc::rfnoc_graph::commit()'],['../classuhd_1_1transport_1_1managed__buffer.html#a18a1d5f3e8996bb75a3ba4bf27ebdbff',1,'uhd::transport::managed_buffer::commit()'],['../classuhd_1_1usrp__clock_1_1octoclock__eeprom__t.html#a0fff54d32a6cca88baf5a4f022db4ae8',1,'uhd::usrp_clock::octoclock_eeprom_t::commit()']]],
  ['common_20device_20identifiers_132',['Common device identifiers',['../page_identification.html#id_identifying_common',1,'']]],
  ['common_20properties_133',['Common Properties',['../page_properties.html#props_common_props',1,'']]],
  ['common_20reference_20signals_134',['Common Reference Signals',['../page_sync.html#sync_commonref',1,'']]],
  ['communication_20issues_135',['Communication Issues',['../page_usrp_x3x0.html#x3x0_comm_issues',1,'']]],
  ['communication_20problems_136',['Communication Problems',['../page_usrp2.html#usrp2_commprob',1,'']]],
  ['communication_20with_20uhd_137',['Communication with UHD',['../page_octoclock.html#uhd',1,'']]],
  ['comparative_20features_20list_138',['Comparative Features List',['../page_usrp_x4xx.html#x4xx_feature_list',1,'']]],
  ['comparative_20features_20list_139',['Comparative features list',['../page_usrp1.html#usrp1_features',1,'Comparative features list'],['../page_usrp2.html#usrp2_features',1,'Comparative features list'],['../page_usrp_b100.html#b100_features',1,'Comparative features list'],['../page_usrp_e1x0.html#e1x0_features',1,'Comparative features list'],['../page_usrp_e3xx.html#e3xx_feature_list',1,'Comparative features list'],['../page_usrp_n3xx.html#n3xx_feature_list',1,'Comparative features list'],['../page_usrp_x3x0.html#x3x0_feature_list',1,'Comparative features list']]],
  ['comparative_20features_20list_20b200_20b210_20b200mini_140',['Comparative features list - B200/B210/B200mini',['../page_usrp_b200.html#b200_features',1,'']]],
  ['compat_20number_20supported_141',['Why is only one version of the compat number supported?',['../page_compat.html#compat_faq_why1',1,'']]],
  ['compat_20numbers_142',['Compat Numbers',['../page_compat.html#compat_b2',1,'B200-Series Compat Numbers'],['../page_compat.html',1,'Compat Numbers'],['../page_compat.html#compat_minor_major',1,'Major and Minor Compat Numbers'],['../page_compat.html#compat_x3u2',1,'X300 and USRP2/N210 Series Compat Numbers']]],
  ['compat_20numbers_143',['Why are there so many different compat numbers?',['../page_compat.html#compat_faq_whymany',1,'']]],
  ['compat_2edox_144',['compat.dox',['../compat_8dox.html',1,'']]],
  ['compatible_20device_145',['Detecting an Ethernet-compatible device',['../page_octoclock.html#detecting_new_unit',1,'']]],
  ['compensation_146',['Single-Tap DC Offset Compensation',['../page_calibration.html#calibration_fe_corr_dc_offset',1,'']]],
  ['compensation_147',['Single-Point IQ offset compensation',['../page_calibration.html#calibration_fe_corr_iq_offset',1,'']]],
  ['compile_20and_20install_20with_20visual_20studio_148',['Compile and Install with Visual Studio',['../page_build_guide.html#msvc_generate',1,'']]],
  ['compiler_149',['C++ Compiler',['../page_build_guide.html#autotoc_md76',1,'']]],
  ['compiling_20a_20binary_20installer_150',['Compiling a binary installer',['../page_build_guide.html#compile_binary_installer_mscv',1,'']]],
  ['compiling_20for_20arm_20platforms_151',['Compiling for ARM platforms',['../page_build_guide.html#build_instructions_unix_arm',1,'']]],
  ['compiling_20gnuradio_20with_20volk_152',['Compiling GNURadio with Volk',['../page_usrp_x3x0_config.html#x3x0cfg_hostpc_volk_volk',1,'']]],
  ['compiling_20mpm_20natively_153',['Compiling MPM natively',['../page_usrp_e3xx.html#e3xx_software_dev_mpm_native',1,'Compiling MPM natively'],['../page_usrp_n3xx.html#n3xx_software_dev_mpm_native',1,'Compiling MPM natively']]],
  ['compiling_20the_20simulation_20with_20modelsim_154',['Compiling the Simulation with ModelSim',['../md_usrp3_2sim_2running__testbenches.html#autotoc_md214',1,'']]],
  ['compiling_20uhd_20and_20mpm_20for_20the_20e320_155',['Modifying and compiling UHD and MPM for the E320',['../page_usrp_e3xx.html#e3xx_software_dev',1,'']]],
  ['compiling_20uhd_20and_20mpm_20for_20the_20n3xx_156',['Modifying and compiling UHD and MPM for the N3XX',['../page_usrp_n3xx.html#n3xx_software_dev',1,'']]],
  ['compiling_20uhd_20from_20source_157',['Compiling UHD from Source',['../page_build_guide.html#autotoc_md89',1,'']]],
  ['complex_158',['COMPLEX',['../namespaceuhd_1_1rfnoc.html#a17a013ec137d9df84f769d233b3e150da921a0157a6e61eebbaa0f713fdfbb0f7',1,'uhd::rfnoc']]],
  ['component_159',['component',['../structuhd_1_1image__loader_1_1image__loader__args__t.html#a6ebc272fc7cb53f998bc981e74026608',1,'uhd::image_loader::image_loader_args_t::component'],['../structuhd_1_1log_1_1logging__info.html#a8b5f57f63298c1b7b1f40590f3b7d02b',1,'uhd::log::logging_info::component']]],
  ['component_5ffile_2ehpp_160',['component_file.hpp',['../component__file_8hpp.html',1,'']]],
  ['component_5ffile_5ft_161',['component_file_t',['../structuhd_1_1usrp_1_1component__file__t.html',1,'uhd::usrp']]],
  ['component_5ffiles_5ft_162',['component_files_t',['../namespaceuhd_1_1usrp.html#a87db7486303ec69c58a869ca465e4577',1,'uhd::usrp']]],
  ['components_163',['RFNoC Components',['../page_compat.html#compat_rfnoc',1,'']]],
  ['compressed_20vita_20sim_5fchdr_5flib_20vh_164',['Compressed VITA (sim_chdr_lib.vh)',['../md_usrp3_2sim_2libs__axi.html#autotoc_md167',1,'']]],
  ['conf_165',['conf',['../namespaceconf.html',1,'']]],
  ['conf_2epy_166',['conf.py',['../conf_8py.html',1,'']]],
  ['config_2eh_167',['config.h',['../config_8h.html',1,'']]],
  ['config_2ehpp_168',['config.hpp',['../config_8hpp.html',1,'']]],
  ['config_5fplay_169',['config_play',['../classuhd_1_1rfnoc_1_1replay__block__control.html#a98d7b28802c48d3e5f20f4c593c66448',1,'uhd::rfnoc::replay_block_control']]],
  ['configfiles_2edox_170',['configfiles.dox',['../configfiles_8dox.html',1,'']]],
  ['configurable_20leds_171',['User-configurable LEDs',['../page_usrp_x4xx.html#x4xx_usage_rearpanelleds_configurable',1,'']]],
  ['configuration_172',['Configuration',['../page_usrp_x3x0_config.html#x3x0cfg_hostpc_netcfg',1,'Network Configuration'],['../page_dpdk.html#dpdk_nic_config',1,'NIC Configuration'],['../page_usrp_x3x0_config.html#x3x0cfg_hostpc_pcie',1,'PCI Express Configuration'],['../page_dpdk.html#dpdk_system_configuration',1,'System Configuration']]],
  ['configuration_173',['configuration',['../page_usrp2.html#usrp2_',1,'Multiple device configuration'],['../page_usrp_x3x0.html#x3x0_addressing_multidevcfg',1,'Multiple device configuration'],['../page_usrp2.html#usrp2_addr_single',1,'Single device configuration'],['../page_usrp_x3x0.html#x3x0_addressing_singledev',1,'Single device configuration']]],
  ['configuration_20file_20fedora_174',['Interface Configuration File (Fedora)',['../page_usrp_x3x0_config.html#x3x0cfg_hostpc_netcfg_if',1,'']]],
  ['configuration_20files_175',['Configuration Files',['../page_configfiles.html',1,'page_devices']]],
  ['configuration_20files_176',['configuration files',['../page_configuration.html#config_mpm',1,'Device Configuration through MPM configuration files'],['../page_configfiles.html#configfiles_format',1,'Format of the configuration files'],['../page_configfiles.html#configfiles_location',1,'Location of configuration files']]],
  ['configuration_20for_20usrp_20x_20series_20device_200_3a_177',['Configuration for USRP-X Series device 0:',['../page_usrp_x3x0.html#autotoc_md72',1,'']]],
  ['configuration_20for_20usrp_20x_20series_20device_201_3a_178',['Configuration for USRP-X Series device 1:',['../page_usrp_x3x0.html#autotoc_md73',1,'']]],
  ['configuration_20for_20usrp_20x3x0_20series_179',['System Configuration for USRP X3x0 Series',['../page_usrp_x3x0_config.html',1,'page_usrp_x3x0']]],
  ['configuration_20management_20and_20execution_180',['configuration management and execution',['../page_usrp_e3xx.html#e3xx_rasm_salt',1,'Salt: Remote configuration management and execution'],['../page_usrp_n3xx.html#n3xx_rasm_salt',1,'Salt: Remote configuration management and execution']]],
  ['configuration_20of_20spi_20lines_181',['Configuration of SPI lines',['../page_x400_gpio_api.html#x4x0_spi_cfg',1,'']]],
  ['configuration_20resistor_182',['Step 1: Move the clock configuration resistor',['../page_dboards.html#dboards_dbsrxmod_1',1,'']]],
  ['configuration_20through_20address_20string_183',['Device Configuration through address string',['../page_configuration.html#config_devaddr',1,'']]],
  ['configuration_20through_20mpm_20configuration_20files_184',['Device Configuration through MPM configuration files',['../page_configuration.html#config_mpm',1,'']]],
  ['configuration_2edox_185',['configuration.dox',['../configuration_8dox.html',1,'']]],
  ['configurations_186',['Multiple USRP configurations',['../page_multiple.html',1,'page_devices']]],
  ['configuring_20devices_20and_20streamers_187',['Configuring Devices and Streamers',['../page_configuration.html',1,'page_devices']]],
  ['configuring_20dpdk_188',['Configuring DPDK',['../page_configfiles.html#configfiles_usrps_dpdk',1,'']]],
  ['configuring_20external_20power_20supply_189',['Configuring External Power Supply',['../page_x400_gpio_api.html#x4x0_gpio_power',1,'']]],
  ['configuring_20gpio_20voltage_190',['Configuring GPIO Voltage',['../page_x400_gpio_api.html#x4x0_gpio_voltage',1,'']]],
  ['configuring_20mpm_191',['Configuring MPM',['../page_configfiles.html#configfiles_usrps_mpm',1,'']]],
  ['configuring_20networkmanager_192',['Configuring NetworkManager',['../page_usrp_x3x0_config.html#x3x0cfg_hostpc_netcfg_nwmgr',1,'']]],
  ['configuring_20the_20device_20in_20an_20application_193',['Configuring the device in an application',['../page_usrp_x3x0.html#x3x0_misc_settings',1,'']]],
  ['configuring_20the_20firewall_194',['Configuring the Firewall',['../page_usrp_x3x0_config.html#x3x0cfg_hostpc_netcfg_firewall',1,'']]],
  ['configuring_20the_20host_20s_20ip_20address_195',['Configuring the host&apos;s IP address',['../page_usrp_x3x0_config.html#x3x0cfg_hostpc_netcfg_ip',1,'']]],
  ['configuring_20the_20mtu_196',['Configuring the MTU',['../page_usrp_x3x0_config.html#x3x0cfg_hostpc_netcfg_mtu',1,'']]],
  ['configuring_20the_20slave_197',['Configuring the slave',['../page_usrp2.html#usrp2_mimocable_cfgslave',1,'']]],
  ['configuring_20the_20socket_20buffers_198',['Configuring the Socket Buffers',['../page_usrp_x3x0_config.html#x3x0cfg_hostpc_netcfg_sockbuff',1,'']]],
  ['configuring_20uhd_20sessions_199',['Configuring UHD Sessions',['../page_configfiles.html#configfiles_uhd_session',1,'']]],
  ['configuring_20usrps_200',['Configuring USRPs',['../page_configfiles.html#configfiles_usrps',1,'']]],
  ['configuring_20your_20host_20pc_201',['Configuring your Host PC',['../page_usrp_x3x0_config.html#x3x0cfg_hostpc',1,'']]],
  ['connect_202',['connect',['../classuhd_1_1rfnoc_1_1switchboard__block__control.html#afd432423d79fdb7ea01a919198153ac3',1,'uhd::rfnoc::switchboard_block_control::connect()'],['../classuhd_1_1rfnoc_1_1rfnoc__graph.html#ab4cca8d99af451a9b9c5757af2b66ffa',1,'uhd::rfnoc::rfnoc_graph::connect(const block_id_t &amp;src_blk, size_t src_port, const block_id_t &amp;dst_blk, size_t dst_port, bool is_back_edge=false)=0'],['../classuhd_1_1rfnoc_1_1rfnoc__graph.html#a3cc37fc0879d65a79eb4a0772d1e74fa',1,'uhd::rfnoc::rfnoc_graph::connect(uhd::tx_streamer::sptr streamer, size_t strm_port, const block_id_t &amp;dst_blk, size_t dst_port, uhd::transport::adapter_id_t adapter_id=uhd::transport::NULL_ADAPTER_ID)=0'],['../classuhd_1_1rfnoc_1_1rfnoc__graph.html#a9b9245e45b62f7bff60218b0b3943db1',1,'uhd::rfnoc::rfnoc_graph::connect(const block_id_t &amp;src_blk, size_t src_port, uhd::rx_streamer::sptr streamer, size_t strm_port, uhd::transport::adapter_id_t adapter_id=uhd::transport::NULL_ADAPTER_ID)=0']]],
  ['connect_5fthrough_5fblocks_203',['connect_through_blocks',['../namespaceuhd_1_1rfnoc.html#ac4037717b5ce115803dfdea6f7aaed89',1,'uhd::rfnoc']]],
  ['connected_20jtag_20devices_204',['List connected JTAG devices',['../md_usrp3_2vivado__env__utils.html#autotoc_md252',1,'']]],
  ['connecting_20to_20the_20microcontroller_205',['Connecting to the Microcontroller',['../page_usrp_x4xx.html#x4xx_getting_started_serial_micro',1,'']]],
  ['connecting_20to_20the_20microcontroller_206',['Connecting to the microcontroller',['../page_usrp_e3xx.html#e320_getting_started_serial_micro',1,'Connecting to the microcontroller'],['../page_usrp_n3xx.html#n3xx_getting_started_serial_micro',1,'Connecting to the microcontroller']]],
  ['connection_207',['Connection',['../page_usrp_x4xx.html#x4xx_getting_started_serial',1,'Serial Connection'],['../page_usrp_x4xx.html#x4xx_getting_started_ssh',1,'SSH Connection']]],
  ['connection_208',['connection',['../page_usrp_e3xx.html#e3xx_getting_started_serial',1,'Serial connection'],['../page_usrp_n3xx.html#n3xx_getting_started_serial',1,'Serial connection'],['../page_usrp_e3xx.html#e3xx_getting_started_ssh',1,'SSH connection'],['../page_usrp_n3xx.html#n3xx_getting_started_ssh',1,'SSH connection']]],
  ['connections_209',['Connections',['../page_usrp_b200.html#b200_hw_ref_ext',1,'External Connections'],['../page_gpio_api.html#autotoc_md10',1,'Front Panel GPIO Connections'],['../page_usrp_e3xx.html#autotoc_md58',1,'Front Panel GPIO Connections']]],
  ['connectivity_210',['Connectivity',['../page_usrp_e3xx.html#e3xx_getting_started_connectivity',1,'Network Connectivity'],['../page_usrp_n3xx.html#n3xx_getting_started_connectivity',1,'Network Connectivity'],['../page_usrp_x3x0.html#x3x0_getting_started_connectivity',1,'Network Connectivity'],['../page_usrp_x4xx.html#x4xx_getting_started_network_connectivity',1,'Network Connectivity'],['../page_ni_rio_kernel.html',1,'NI RIO Kernel Modules for X-Series PCIe Connectivity'],['../page_usrp_x4xx.html#x4xx_overview_x410_dboards',1,'USRP X410 Daughterboard Connectivity'],['../page_usrp_x4xx.html#x4xx_overview_x440_dboards',1,'USRP X440 Daughterboard Connectivity']]],
  ['connector_211',['Connector',['../page_gpio_api.html#xgpio_fpanel_conn',1,'Connector'],['../page_gpio_api.html#egpio_internal_conn',1,'Connector'],['../page_usrp_e3xx.html#autotoc_md54',1,'Connector'],['../page_usrp_e3xx.html#autotoc_md56',1,'Connector'],['../page_usrp_e3xx.html#e312_battery_connector',1,'Connector'],['../page_usrp_x3x0.html#autotoc_md74',1,'Connector'],['../page_x400_gpio_api.html#x4x0gpio_fpanel_conn',1,'Connector']]],
  ['connector_212',['E320 External GPIO connector',['../page_gpio_api.html#e320_gpio_conn',1,'']]],
  ['connectors_20and_20switches_213',['On-Board Connectors and Switches',['../page_usrp_b200.html#b200_switches',1,'']]],
  ['console_214',['Launch Vivado Hardware Console',['../md_usrp3_2vivado__env__utils.html#autotoc_md251',1,'']]],
  ['constant_215',['CONSTANT',['../namespaceuhd_1_1rfnoc.html#a7cbcac812ff3eba1178b743c26006609a8d6b5cada83510220f59e00ce86d4d92',1,'uhd::rfnoc']]],
  ['constants_2ehpp_216',['constants.hpp',['../constants_8hpp.html',1,'']]],
  ['container_217',['container',['../classuhd_1_1usrp_1_1cal_1_1container.html',1,'uhd::usrp::cal']]],
  ['container_2ehpp_218',['container.hpp',['../container_8hpp.html',1,'']]],
  ['contract_219',['contract',['../namespaceuhd_1_1transport_1_1vrt.html#vrt_pack_contract',1,'Packing contract'],['../namespaceuhd_1_1transport_1_1vrt.html#vrt_unpack_contract',1,'Unpacking contract']]],
  ['control_220',['Control',['../page_fbx.html#fbx_too_dctrl',1,'Digital Control'],['../page_zbx.html#zbx_too_cpld',1,'Digital Control'],['../page_stream.html#stream_remote_rfnoc_fc',1,'Flow Control'],['../page_zbx.html#zbx_gain_control',1,'Gain Control'],['../page_zbx.html#zbx_too_lo_control',1,'LO Control'],['../page_usrp_x4xx.html#x4xx_usage_rearpanelleds_configurable_fpga',1,'Using FPGA LED Control']]],
  ['control_221',['control',['../page_zbx.html#zbx_gain_table',1,'CPLD-Table Gain Profile with ATR control'],['../page_zbx.html#zbx_gain_tablenoatr',1,'CPLD-Table Gain Profile without ATR control']]],
  ['control_20parameters_222',['Flow control parameters',['../page_transport.html#transport_udp_flow',1,'']]],
  ['control_20response_223',['control response',['../page_usrp2.html#usrp2_commprob_ctrlresponse',1,'RuntimeError: no control response'],['../page_usrp_x3x0.html#x3x0_comm_issues_runtimeerr',1,'RuntimeError: no control response']]],
  ['controls_224',['Power Level Controls',['../page_power.html',1,'page_devices']]],
  ['controls_3a_20overview_225',['Power Level Controls: Overview',['../page_power.html#power_overview',1,'']]],
  ['conv_226',['conv',['../classuhd_1_1convert_1_1converter.html#a988ea3b0f7c5860997cb3a42496da4c4',1,'uhd::convert::converter']]],
  ['conversion_227',['Conversion',['../page_stream.html#stream_datatypes_conv',1,'']]],
  ['convert_2ehpp_228',['convert.hpp',['../convert_8hpp.html',1,'']]],
  ['converter_229',['converter',['../classuhd_1_1convert_1_1converter.html',1,'uhd::convert']]],
  ['converter_20choice_230',['Formats and Converter Choice',['../page_converters.html#converters_formats',1,'']]],
  ['converter_20rates_231',['Converter Rates',['../page_usrp_x4xx.html#x4xx_too_convrate',1,'']]],
  ['converters_232',['Converters',['../page_converters.html',1,'Converters'],['../page_converters.html#converters_accel',1,'Hardware-specific Converters']]],
  ['converters_233',['Registering converters',['../page_converters.html#converters_register',1,'']]],
  ['converters_2edox_234',['converters.dox',['../converters_8dox.html',1,'']]],
  ['converting_20uhd_203_20x_20calibration_20data_20to_20uhd_204_235',['Converting UHD 3.x calibration data to UHD 4',['../page_calibration.html#calibration_data_csv',1,'']]],
  ['cooling_236',['Rack Mounting and Cooling',['../page_usrp_x4xx.html#x4xx_overview_rackmount',1,'']]],
  ['copyright_237',['copyright',['../namespaceconf.html#aa11e0a8e9c47ccc775796bd64c295d2c',1,'conf']]],
  ['cordics_20in_20the_20dsp_238',['Align CORDICs in the DSP',['../page_sync.html#sync_phase_cordics',1,'']]],
  ['core_5fiface_239',['core_iface',['../classuhd_1_1rfnoc_1_1rf__control_1_1core__iface.html',1,'uhd::rfnoc::rf_control']]],
  ['core_5fiface_2ehpp_240',['core_iface.hpp',['../core__iface_8hpp.html',1,'']]],
  ['correction_241',['Device Calibration and Frontend Correction',['../page_calibration.html',1,'page_devices']]],
  ['corrections_242',['Corrections',['../page_calibration.html#calibration_fe_corr',1,'Frontend Corrections'],['../page_usrp_n3xx.html#n3xx_rh_frontend_corrections',1,'N320/N321 Frontend Corrections']]],
  ['corrupt_20eeprom_243',['Corrupt EEPROM',['../page_usrp_x3x0.html#x3x0_corrupt_eeprom',1,'']]],
  ['count_5ftype_5ft_244',['count_type_t',['../classuhd_1_1rfnoc_1_1null__block__control.html#a6a48dbe3f43c1e59bac2130c2082c30e',1,'uhd::rfnoc::null_block_control']]],
  ['cpld_245',['CPLD',['../page_usrp_x4xx.html#x4xx_building_cpld',1,'Building the Motherboard CPLD'],['../page_usrp_x4xx.html#x4xx_updating_cpld',1,'Updating the Motherboard CPLD'],['../page_zbx.html#zbx_updating_cpld',1,'Updating the ZBX CPLD']]],
  ['cpld_20programming_3a_20details_246',['CPLD Programming: Details',['../page_zbx.html#zbx_updating_cpld_details',1,'']]],
  ['cpld_20table_20gain_20profile_20with_20atr_20control_247',['CPLD-Table Gain Profile with ATR control',['../page_zbx.html#zbx_gain_table',1,'']]],
  ['cpld_20table_20gain_20profile_20without_20atr_20control_248',['CPLD-Table Gain Profile without ATR control',['../page_zbx.html#zbx_gain_tablenoatr',1,'']]],
  ['cpu_20data_20format_20specification_249',['CPU Data Format Specification',['../page_configuration.html#config_stream_args_cpu_format',1,'']]],
  ['cpu_20data_20type_250',['The host/CPU data type',['../page_stream.html#stream_datatypes_cpu',1,'']]],
  ['cpu_20fpga_20and_20host_20operating_20system_251',['The RFSoC CPU/FPGA and Host Operating System',['../page_usrp_x4xx.html#x4xx_overview_rfsoc',1,'']]],
  ['cpu_20fpga_20and_20host_20operating_20system_252',['CPU FPGA and host operating system',['../page_usrp_e3xx.html#e310_zynq',1,'The Zynq CPU/FPGA and host operating system'],['../page_usrp_e3xx.html#e320_zynq',1,'The Zynq CPU/FPGA and host operating system'],['../page_usrp_n3xx.html#n3xx_zynq',1,'The Zynq CPU/FPGA and host operating system']]],
  ['cpu_20governors_253',['Setting the CPU Governors',['../page_usrp_x3x0_config.html#x3x0cfg_hostpc_pwr_cpugov',1,'']]],
  ['cpu_5fformat_254',['cpu_format',['../structuhd_1_1stream__args__t.html#a602a64b4937a85dba84e7f724387e252',1,'uhd::stream_args_t::cpu_format'],['../structuhd__stream__args__t.html#a22234f7a37ff543b99f88293146452d1',1,'uhd_stream_args_t::cpu_format']]],
  ['create_255',['create',['../classuhd_1_1property__tree.html#a1ee12fe8189f208863ebaa8d02954437',1,'uhd::property_tree']]],
  ['create_20a_20receive_20streamer_256',['Create a receive streamer',['../page_usrp2.html#usrp2_altstream_rxstream',1,'']]],
  ['create_20vivado_20ip_257',['Create Vivado IP',['../md_usrp3_2vivado__env__utils.html#autotoc_md244',1,'']]],
  ['create_5fcontainer_258',['create_container',['../classuhd_1_1experts_1_1expert__factory.html#a2f666e9c878ef6da705065ac410805be',1,'uhd::experts::expert_factory']]],
  ['create_5frx_5fstreamer_259',['create_rx_streamer',['../classuhd_1_1rfnoc_1_1rfnoc__graph.html#aa18186193f8c489dfef30e789ae5767a',1,'uhd::rfnoc::rfnoc_graph']]],
  ['create_5ftx_5fstreamer_260',['create_tx_streamer',['../classuhd_1_1rfnoc_1_1rfnoc__graph.html#a8c4495b8bb7362d5bff7e217a903e796',1,'uhd::rfnoc::rfnoc_graph']]],
  ['cs_5fserver_20initialization_20in_20vivado_202021_201_261',['Error During cs_server Initialization in Vivado 2021.1',['../md_usrp3_2build__instructions.html#autotoc_md124',1,'']]],
  ['csv_2ehpp_262',['csv.hpp',['../csv_8hpp.html',1,'']]],
  ['ctor_5fargs_5ft_263',['ctor_args_t',['../classuhd_1_1usrp_1_1dboard__base.html#a06a259a52099834ead53e8a00dc620c0',1,'uhd::usrp::dboard_base']]],
  ['ctrl_5fopcode_5ft_264',['ctrl_opcode_t',['../namespaceuhd_1_1rfnoc_1_1chdr.html#a91cefd8ad814325f91663d26546ff89a',1,'uhd::rfnoc::chdr']]],
  ['ctrl_5fpayload_265',['ctrl_payload',['../classuhd_1_1rfnoc_1_1chdr_1_1ctrl__payload.html',1,'uhd::rfnoc::chdr::ctrl_payload'],['../classuhd_1_1rfnoc_1_1chdr_1_1ctrl__payload.html#acf2f834ea874ab5c77c67b930b8bb258',1,'uhd::rfnoc::chdr::ctrl_payload::ctrl_payload()=default'],['../classuhd_1_1rfnoc_1_1chdr_1_1ctrl__payload.html#a74773fad4f66a149fb5cad509fbfa9fa',1,'uhd::rfnoc::chdr::ctrl_payload::ctrl_payload(const ctrl_payload &amp;rhs)=default'],['../classuhd_1_1rfnoc_1_1chdr_1_1ctrl__payload.html#adf806115efe29a0531f8227c24536738',1,'uhd::rfnoc::chdr::ctrl_payload::ctrl_payload(ctrl_payload &amp;&amp;rhs)=default']]],
  ['ctrl_5fstatus_5ft_266',['ctrl_status_t',['../namespaceuhd_1_1rfnoc_1_1chdr.html#aac132980dc213b6c59d2f0495744fbdb',1,'uhd::rfnoc::chdr']]],
  ['ctrlport_5fclk_5fiface_267',['ctrlport_clk_iface',['../structuhd_1_1rfnoc_1_1noc__block__base_1_1make__args__t.html#ac6d214d797291afe105b1a61a2370b41',1,'uhd::rfnoc::noc_block_base::make_args_t']]],
  ['custom_20band_20edges_268',['Custom Band Edges',['../page_usrp_n3xx.html#n3xx_mg_custom_band_edges',1,'']]],
  ['custom_20drivers_269',['Extending the calibration utility for custom drivers',['../page_power.html#power_usercal_extend',1,'']]],
  ['custom_20filesystems_20and_20sd_20card_20images_270',['custom filesystems and SD card images',['../page_usrp_e3xx.html#e3xx_fsbuild',1,'Building custom filesystems and SD card images'],['../page_usrp_n3xx.html#n3xx_fsbuild',1,'Building custom filesystems and SD card images']]],
  ['custom_20fpga_20designs_20with_20xilinx_20chipscope_271',['custom FPGA designs with Xilinx Chipscope',['../page_usrp_e3xx.html#e31x_hw_chipscope',1,'Debugging custom FPGA designs with Xilinx Chipscope'],['../page_usrp_x3x0.html#x3x0_hw_chipscope',1,'Debugging custom FPGA designs with Xilinx Chipscope']]],
  ['custom_20fpga_20images_20and_20accessing_20user_20settings_272',['Custom FPGA images and accessing user settings',['../page_usrp_b200.html#b200_customfpga',1,'']]],
  ['custom_20modules_273',['Inserting custom modules',['../md_usrp2_2customize__signal__chain.html#autotoc_md108',1,'']]],
  ['custom_20name_274',['Set a custom name',['../page_identification.html#id_naming_set',1,'']]],
  ['custom_5fregister_5fspace_275',['custom_register_space',['../structuhd_1_1rfnoc_1_1custom__register__space.html',1,'uhd::rfnoc']]],
  ['customize_5fsignal_5fchain_2emd_276',['customize_signal_chain.md',['../customize__signal__chain_8md.html',1,'']]],
  ['customizing_20the_20signal_20chain_20in_20generation_202_20products_277',['Customizing the Signal Chain in Generation 2 products',['../md_usrp2_2customize__signal__chain.html',1,'']]],
  ['customizing_20the_20top_20level_20makefile_278',['Customizing the top level makefile',['../md_usrp2_2customize__signal__chain.html#autotoc_md107',1,'']]],
  ['cvita_20stream_20type_279',['CVITA Stream Type',['../md_usrp3_2sim_2libs__axi.html#autotoc_md170',1,'']]],
  ['cxx_5fcompiler_280',['cxx_compiler',['../namespaceuhd_1_1build__info.html#ac80c02035e4d45bbdba95fb9e9c2ff9a',1,'uhd::build_info']]],
  ['cxx_5fflags_281',['cxx_flags',['../namespaceuhd_1_1build__info.html#a76bf378c0c5402cd25765a261854893c',1,'uhd::build_info']]],
  ['cycling_282',['Hot-Plugging and Power-Cycling',['../page_ni_rio_kernel.html#linux_swapping',1,'']]],
  ['cycling_283',['Hot-plugging and Power-cycling',['../page_ni_rio_kernel.html#win_swapping',1,'']]],
  ['cygwin_284',['Setting up build dependencies on Windows (using Cygwin)',['../md_usrp3_2build__instructions.html#autotoc_md118',1,'']]]
];
