var classuhd_1_1features_1_1discoverable__feature =
[
    [ "sptr", "classuhd_1_1features_1_1discoverable__feature.html#a1c823025ae5f0eec79d6ee1118019450", null ],
    [ "feature_id_t", "classuhd_1_1features_1_1discoverable__feature.html#a1a5a211601b5474a17afb6e6bd91c927", [
      [ "RESERVED0", "classuhd_1_1features_1_1discoverable__feature.html#a1a5a211601b5474a17afb6e6bd91c927a457aae4b2eb9c829a6f78bea674b5a52", null ],
      [ "RESERVED1", "classuhd_1_1features_1_1discoverable__feature.html#a1a5a211601b5474a17afb6e6bd91c927a9ce3f82869739e0eafd1d143d8057bf6", null ],
      [ "FPGA_LOAD_NOTIFICATION", "classuhd_1_1features_1_1discoverable__feature.html#a1a5a211601b5474a17afb6e6bd91c927a691dfa56fe423b59c35b83e4bbd52811", null ],
      [ "ADC_SELF_CALIBRATION", "classuhd_1_1features_1_1discoverable__feature.html#a1a5a211601b5474a17afb6e6bd91c927a513703ef823478935f0b1ad77ae34f7e", null ],
      [ "REF_CLK_CALIBRATION", "classuhd_1_1features_1_1discoverable__feature.html#a1a5a211601b5474a17afb6e6bd91c927a2ebf0972a7f2eb9d827f37a53478acda", null ],
      [ "TRIG_IO_MODE", "classuhd_1_1features_1_1discoverable__feature.html#a1a5a211601b5474a17afb6e6bd91c927a62318be8b86a6ce87c5171109affb450", null ],
      [ "GPIO_POWER", "classuhd_1_1features_1_1discoverable__feature.html#a1a5a211601b5474a17afb6e6bd91c927ac07a80013e4e0b30e382c800221fc1a9", null ],
      [ "SPI_GETTER_IFACE", "classuhd_1_1features_1_1discoverable__feature.html#a1a5a211601b5474a17afb6e6bd91c927adc1b11a3e8c4ab1638d1b211c6947259", null ],
      [ "INTERNAL_SYNC", "classuhd_1_1features_1_1discoverable__feature.html#a1a5a211601b5474a17afb6e6bd91c927a4fb70a69f7746c995349e67d50bcef90", null ]
    ] ],
    [ "~discoverable_feature", "classuhd_1_1features_1_1discoverable__feature.html#a29dc62789eee6e261250f435fe9bd3ef", null ],
    [ "get_feature_name", "classuhd_1_1features_1_1discoverable__feature.html#a58cf0e66322ddb4cd5d196571458adde", null ]
];