var searchData=
[
  ['pcie_20connectivity_0',['NI RIO Kernel Modules for X-Series PCIe Connectivity',['../page_ni_rio_kernel.html',1,'page_usrp_x3x0']]],
  ['peripheral_20manager_20mpm_20architecture_1',['The Module Peripheral Manager (MPM) Architecture',['../page_mpm.html',1,'page_devices']]],
  ['plane_20development_20kit_2',['DPDK, Data Plane Development Kit',['../page_dpdk.html',1,'page_devices']]],
  ['power_20level_20controls_3',['Power Level Controls',['../page_power.html',1,'page_devices']]],
  ['procedures_4',['R&amp;D Testing Procedures',['../page_rdtesting.html',1,'page_uhd']]],
  ['products_5',['Customizing the Signal Chain in Generation 2 products',['../md_usrp2_2customize__signal__chain.html',1,'']]],
  ['properties_6',['Properties',['../page_properties.html',1,'RFNoC Block Properties'],['../group__rfnoc__docs.html',1,'RFNoC Block Properties']]],
  ['protocols_7',['Radio Transport Protocols',['../page_rtp.html',1,'page_uhd']]],
  ['python_20api_8',['Python API',['../page_python.html',1,'page_uhd']]]
];
