var searchData=
[
  ['table_20gain_20profile_20with_20atr_20control_0',['CPLD-Table Gain Profile with ATR control',['../page_zbx.html#zbx_gain_table',1,'']]],
  ['table_20gain_20profile_20without_20atr_20control_1',['CPLD-Table Gain Profile without ATR control',['../page_zbx.html#zbx_gain_tablenoatr',1,'']]],
  ['table_20storage_2',['Calibration Table Storage',['../page_power.html#power_storage',1,'']]],
  ['tap_20dc_20offset_20compensation_3',['Single-Tap DC Offset Compensation',['../page_calibration.html#calibration_fe_corr_dc_offset',1,'']]],
  ['target_5fdsp_5ffreq_4',['target_dsp_freq',['../structuhd__tune__result__t.html#a56c0928736a834914dd00ef0869c3fa7',1,'uhd_tune_result_t::target_dsp_freq'],['../structuhd_1_1tune__result__t.html#a24c22c3b13ad09c069983033f1ef27fa',1,'uhd::tune_result_t::target_dsp_freq']]],
  ['target_5ffreq_5',['target_freq',['../structuhd__tune__request__t.html#a98bd1726162a3fcffe8d1e029d69af78',1,'uhd_tune_request_t::target_freq'],['../structuhd_1_1tune__request__t.html#a05a881af564d95b2c1186fb0d7b5cb9a',1,'uhd::tune_request_t::target_freq']]],
  ['target_5frf_5ffreq_6',['target_rf_freq',['../structuhd__tune__result__t.html#aa684578c98c55ff3a54312f65fe4529b',1,'uhd_tune_result_t::target_rf_freq'],['../structuhd_1_1tune__result__t.html#a57153c03100285cff9e60b0bc49bc4d4',1,'uhd::tune_result_t::target_rf_freq']]],
  ['targets_7',['Targets',['../md_usrp2_2build__instructions.html#autotoc_md103',1,'Supported Targets'],['../md_usrp3_2build__instructions.html#autotoc_md129',1,'Supported Targets'],['../md_usrp3_2build__instructions.html#autotoc_md132',1,'Supported Targets'],['../md_usrp3_2build__instructions.html#autotoc_md135',1,'Supported Targets'],['../md_usrp3_2build__instructions.html#autotoc_md138',1,'Supported Targets'],['../md_usrp3_2build__instructions.html#autotoc_md141',1,'Supported Targets'],['../md_usrp3_2build__instructions.html#autotoc_md144',1,'Supported Targets'],['../md_usrp3_2build__instructions.html#autotoc_md147',1,'Supported Targets']]],
  ['targets_20and_20outputs_8',['Targets and Outputs',['../md_usrp3_2build__instructions.html#autotoc_md128',1,'B2x0 Targets and Outputs'],['../md_usrp3_2build__instructions.html#autotoc_md131',1,'B2xx-mini Targets and Outputs'],['../md_usrp3_2build__instructions.html#autotoc_md137',1,'E310 Targets and Outputs'],['../md_usrp3_2build__instructions.html#autotoc_md140',1,'E320 Targets and Outputs'],['../md_usrp2_2build__instructions.html#autotoc_md102',1,'N2x0 Targets and Outputs'],['../md_usrp3_2build__instructions.html#autotoc_md143',1,'N3xx Targets and Outputs'],['../md_usrp3_2build__instructions.html#autotoc_md127',1,'Targets and Outputs'],['../md_usrp3_2build__instructions.html#autotoc_md134',1,'X3x0 Targets and Outputs'],['../md_usrp3_2build__instructions.html#autotoc_md146',1,'X4x0 Targets and Outputs']]],
  ['task_9',['task',['../classuhd_1_1task.html',1,'uhd']]],
  ['task_20n_20series_20only_10',['Post-installation Task (N-Series only)',['../page_gpsdo.html#gspdo_install_post',1,'']]],
  ['task_5ffcn_5ftype_11',['task_fcn_type',['../classuhd_1_1msg__task.html#aacf21647508148cdf6ce697b86916325',1,'uhd::msg_task::task_fcn_type'],['../classuhd_1_1task.html#aec1b6c9389b79250dd3d9688d839d6f7',1,'uhd::task::task_fcn_type']]],
  ['tasks_12',['Tasks',['../page_install.html#install_win_post',1,'Post-Install Tasks'],['../page_build_guide.html#post_install_tasks',1,'Post-Install Tasks']]],
  ['tasks_20and_20functions_13',['PkgTestExec Tasks and Functions',['../md_usrp3_2sim_2simulation__libraries.html#autotoc_md221',1,'']]],
  ['tasks_2ehpp_14',['tasks.hpp',['../tasks_8hpp.html',1,'']]],
  ['tb_5fclk_5fiface_15',['tb_clk_iface',['../structuhd_1_1rfnoc_1_1noc__block__base_1_1make__args__t.html#addc2a9829e8176ed2fa69d79decb0589',1,'uhd::rfnoc::noc_block_base::make_args_t']]],
  ['tcl_20based_20block_20design_16',['Modify existing Vivado Tcl-based Block Design',['../md_usrp3_2vivado__env__utils.html#autotoc_md247',1,'']]],
  ['templates_5fpath_17',['templates_path',['../namespaceconf.html#ae850ae634911b713e036b43894fdd525',1,'conf']]],
  ['temporarily_20change_20the_20led_20behavior_18',['Temporarily change the LED Behavior',['../page_usrp_x4xx.html#x4xx_usage_rearpanelleds_configurable_tempbeh',1,'']]],
  ['ten_20gigabit_20ethernet_2010_20gige_19',['Ten Gigabit Ethernet (10 GigE)',['../page_usrp_x3x0.html#x3x0_hw_10gige',1,'']]],
  ['terminal_20',['X11/XQuartz or Terminal',['../page_build_guide.html#autotoc_md86',1,'']]],
  ['test_20bist_21',['Test BiST',['../page_usrp_n3xx.html#n3xx_troubleshooting_bist',1,'Built-in Self-Test (BiST)'],['../page_usrp_e3xx.html#e3xx_troubleshooting_bist',1,'E320 Built-in Self-Test (BiST)']]],
  ['test_20cases_22',['Test Cases',['../md_usrp3_2sim_2legacy__testbenches.html#autotoc_md155',1,'']]],
  ['test_20procedure_23',['Test Procedure',['../page_rdtesting.html#rdtesting_fpga_testbenches_auto',1,'Automatic Test Procedure'],['../page_rdtesting.html#rdtesting_devtest_auto',1,'Devtest: Automatic Test Procedure'],['../page_rdtesting.html#rdtesting_devtest_manual',1,'Devtest: Manual Test Procedure'],['../page_rdtesting.html#rdtesting_fpgadspverif_auto',1,'FPGA DSP Verification: Automatic Test Procedure'],['../page_rdtesting.html#rdtesting_fpgadspverif_manual',1,'FPGA DSP Verification: Manual Test Procedure'],['../page_rdtesting.html#rdtesting_fpgafuncverif_auto',1,'FPGA Functional Verification: Automatic Test Procedure'],['../page_rdtesting.html#rdtesting_fpgafuncverif_manual',1,'FPGA Functional Verification: Manual Test Procedure'],['../page_rdtesting.html#rdtesting_gpsdo_auto',1,'GPSDO: Automatic Test Procedure'],['../page_rdtesting.html#rdtesting_gpsdo_manual',1,'GPSDO: Manual Test Procedure'],['../page_rdtesting.html#rdtesting_fpga_testbenches_manual',1,'Manual Test Procedure']]],
  ['test_5fbench_5finit_24',['TEST_BENCH_INIT',['../md_usrp3_2sim_2libs__general.html#autotoc_md190',1,'']]],
  ['test_5fcase_5fdone_25',['TEST_CASE_DONE',['../md_usrp3_2sim_2libs__general.html#autotoc_md192',1,'']]],
  ['test_5fcase_5fstart_26',['TEST_CASE_START',['../md_usrp3_2sim_2libs__general.html#autotoc_md191',1,'']]],
  ['testbench_27',['Testbench',['../md_usrp3_2sim_2running__testbenches.html',1,'Running a Testbench'],['../md_usrp3_2sim_2writing__testbenches.html',1,'Writing a Testbench']]],
  ['testbench_20specific_28',['Section 4: Testbench Specific',['../md_usrp3_2sim_2writing__sim__makefile.html#autotoc_md232',1,'']]],
  ['testbenches_29',['Legacy Testbenches',['../md_usrp3_2sim_2legacy__testbenches.html',1,'']]],
  ['testing_30',['testing',['../page_rdtesting.html#autotoc_md18',1,'RX testing'],['../page_rdtesting.html#autotoc_md19',1,'TX testing']]],
  ['testing_20procedures_31',['R&amp;D Testing Procedures',['../page_rdtesting.html',1,'page_uhd']]],
  ['testing_20receiver_32',['testing Receiver',['../page_rdtesting.html#rdtesting_phase_rx_auto',1,'Automatic phase alignment testing (Receiver)'],['../page_rdtesting.html#rdtesting_phase_rx_manual',1,'Manual phase alignment testing (Receiver)']]],
  ['testing_20through_20simulations_33',['FPGA: Testing through Simulations',['../page_rdtesting.html#rdtesting_fpga_testbenches',1,'']]],
  ['tests_34',['Tests',['../page_rdtesting.html#rdtesting_defining',1,'Defining R&amp;D Tests'],['../page_rdtesting.html#rdtesting_gpsdo',1,'GPSDO Tests']]],
  ['tests_35',['Phase alignment tests',['../page_rdtesting.html#rdtesting_phasealignment',1,'']]],
  ['texinfo_5fdocuments_36',['texinfo_documents',['../namespaceconf.html#a54b0faed214ac92017d5689efbb10672',1,'conf']]],
  ['that_20require_20uhd_20using_20cmake_37',['Building applications that require UHD using CMake',['../page_build_guide.html#build_apps',1,'']]],
  ['that_20usrp1_38',['DBSRX - Modifying for other boards that USRP1',['../page_dboards.html#dboards_dbsrxmod',1,'']]],
  ['the_20api_39',['the API',['../page_coding.html',1,'Coding to the API'],['../page_identification.html#id_identifying_api',1,'Device discovery through the API']]],
  ['the_20b2x0_20and_20gpsdo_40',['Using a power supply with the B2x0 and GPSDO',['../page_gpsdo_b2x0.html#gpsdob_power',1,'']]],
  ['the_20boot_20process_41',['The boot process',['../page_octoclock.html#boot_process',1,'']]],
  ['the_20bootloader_20onto_20the_20device_42',['Burning the bootloader onto the device',['../page_octoclock.html#bootloader',1,'']]],
  ['the_20c_20api_43',['High-Level: The C API',['../page_coding.html#coding_api_hilevelc',1,'']]],
  ['the_20c_20api_44',['the C API',['../page_capi.html#capi_install',1,'Installing the C API'],['../page_capi.html#capi_usage',1,'Using the C API']]],
  ['the_20calibration_20utility_20for_20custom_20drivers_45',['Extending the calibration utility for custom drivers',['../page_power.html#power_usercal_extend',1,'']]],
  ['the_20card_20burner_20tool_20unix_46',['Use the card burner tool (UNIX)',['../page_usrp2.html#usrp2_load_cardburner',1,'']]],
  ['the_20card_20burner_20tool_20windows_47',['Use the card burner tool (Windows)',['../page_usrp2.html#usrp2_load_cardburnerwin',1,'']]],
  ['the_20clock_20configuration_20resistor_48',['Step 1: Move the clock configuration resistor',['../page_dboards.html#dboards_dbsrxmod_1',1,'']]],
  ['the_20compat_20number_20supported_49',['Why is only one version of the compat number supported?',['../page_compat.html#compat_faq_why1',1,'']]],
  ['the_20configuration_20files_50',['Format of the configuration files',['../page_configfiles.html#configfiles_format',1,'']]],
  ['the_20cpu_20governors_51',['Setting the CPU Governors',['../page_usrp_x3x0_config.html#x3x0cfg_hostpc_pwr_cpugov',1,'']]],
  ['the_20dependencies_20on_20fedora_52',['Setting up the dependencies on Fedora',['../page_build_guide.html#build_dependencies_fedora',1,'']]],
  ['the_20dependencies_20on_20ubuntu_53',['Setting up the dependencies on Ubuntu',['../page_build_guide.html#build_dependencies_ubuntu',1,'']]],
  ['the_20device_54',['the Device',['../page_usrp2.html#usrp2_addr',1,'Addressing the Device'],['../page_usrp_x3x0.html#x3x0_addressing',1,'Addressing the Device'],['../page_usrp_x3x0.html#x3x0_load_fpga_imgs',1,'Load FPGA Images onto the Device']]],
  ['the_20device_55',['the device',['../page_octoclock.html#bootloader',1,'Burning the bootloader onto the device'],['../page_usrp2.html#usrp2_commprob_ping',1,'Ping the device'],['../page_usrp_x3x0.html#x3x0_comm_issues_ping',1,'Ping the device']]],
  ['the_20device_20api_56',['Low-Level: The device API',['../page_coding.html#coding_api_lowlevel',1,'']]],
  ['the_20device_20in_20an_20application_57',['Configuring the device in an application',['../page_usrp_x3x0.html#x3x0_misc_settings',1,'']]],
  ['the_20device_20s_20eeprom_58',['Updating the device&apos;s EEPROM',['../page_octoclock.html#eeprom',1,'']]],
  ['the_20device_20time_59',['Synchronizing the Device Time',['../page_sync.html#sync_time',1,'']]],
  ['the_20driver_20in_20linux_60',['Uninstalling the Driver in Linux',['../page_ni_rio_kernel.html#linux_uninstalling',1,'']]],
  ['the_20drivers_20in_20linux_61',['Installing the Drivers in Linux',['../page_ni_rio_kernel.html#linux_installation',1,'']]],
  ['the_20dsp_62',['Align CORDICs in the DSP',['../page_sync.html#sync_phase_cordics',1,'']]],
  ['the_20e320_63',['Modifying and compiling UHD and MPM for the E320',['../page_usrp_e3xx.html#e3xx_software_dev',1,'']]],
  ['the_20e3xx_64',['Assembling the E3XX',['../page_usrp_e3xx.html#e3xx_getting_started_assembling',1,'']]],
  ['the_20eeprom_65',['the EEPROM',['../page_dboards.html#dboards_dbsrxmod_2',1,'Step 2: Burn a new daughterboard id into the EEPROM'],['../page_usrp_n3xx.html#n3xx_mg_eeprom',1,'Storing user data in the EEPROM']]],
  ['the_20environment_20version_20of_20vivado_66',['Upgrade IP to the environment version of Vivado',['../md_usrp3_2vivado__env__utils.html#autotoc_md249',1,'']]],
  ['the_20extension_20framework_67',['the Extension Framework',['../page_extension.html#extension_capabilities',1,'Capabilities of the Extension Framework'],['../page_extension.html#extension_howto',1,'How to use the Extension Framework']]],
  ['the_20file_20system_68',['the file system',['../page_usrp_e3xx.html#e3xx_getting_started_fs_update',1,'Updating the file system'],['../page_usrp_n3xx.html#n3xx_getting_started_fs_update',1,'Updating the file system']]],
  ['the_20filesystem_20using_20mender_69',['Updating the Filesystem Using Mender',['../page_usrp_x4xx.html#x4xx_updating_filesystems_mender',1,'']]],
  ['the_20firewall_70',['Configuring the Firewall',['../page_usrp_x3x0_config.html#x3x0cfg_hostpc_netcfg_firewall',1,'']]],
  ['the_20firmware_20via_20ethernet_71',['Uploading the firmware via Ethernet',['../page_octoclock.html#firmware',1,'']]],
  ['the_20fpga_72',['the FPGA',['../page_usrp_e3xx.html#e3xx_getting_started_fpga_update',1,'Updating the FPGA'],['../page_usrp_n3xx.html#n3xx_getting_started_fpga_update',1,'Updating the FPGA'],['../page_usrp_x3x0.html#x3x0_getting_started_fpga_update',1,'Updating the FPGA'],['../page_usrp_x4xx.html#x4xx_updating_fpga',1,'Updating the FPGA']]],
  ['the_20front_20end_20others_73',['Align LOs in the front-end (others)',['../page_sync.html#sync_phase_lootherfe',1,'']]],
  ['the_20front_20end_20sbx_20ubx_74',['Align LOs in the front-end (SBX, UBX)',['../page_sync.html#sync_phase_lo',1,'']]],
  ['the_20front_20panel_20gpio_75',['The Front Panel GPIO',['../page_gpio_api.html#xgpio_fpanel',1,'The Front Panel GPIO'],['../page_usrp_n3xx.html#n3xx_fpgio',1,'The Front-Panel GPIO']]],
  ['the_20gpsdo_20for_20seconds_76',['Method 2 - query the GPSDO for seconds',['../page_sync.html#sync_time_gpsdo',1,'']]],
  ['the_20gpsdo_20in_20your_20application_77',['the GPSDO in Your Application',['../page_gpsdo.html#gpsdo_use',1,'Using the GPSDO in Your Application'],['../page_gpsdo_b2x0.html#gpsdob_using',1,'Using the GPSDO in Your Application'],['../page_gpsdo_x3x0.html#gpsdox_using',1,'Using the GPSDO in Your Application']]],
  ['the_20host_20cpu_20data_20type_78',['The host/CPU data type',['../page_stream.html#stream_datatypes_cpu',1,'']]],
  ['the_20host_20ethernet_20interface_79',['Installing the Host Ethernet Interface',['../page_usrp_x3x0.html#autotoc_md60',1,'']]],
  ['the_20host_20interface_80',['the host interface',['../page_usrp2.html#usrp2_network_setuphost',1,'Setup the host interface'],['../page_usrp_x3x0.html#x3x0_setup_network_host_interface',1,'Setup the host interface']]],
  ['the_20host_20network_20traffic_81',['the host network traffic',['../page_usrp2.html#usrp2_commprob_wireshark',1,'Monitor the host network traffic'],['../page_usrp_x3x0.html#x3x0_comm_issues_monitor',1,'Monitor the host network traffic']]],
  ['the_20host_20s_20ip_20address_82',['Configuring the host&apos;s IP address',['../page_usrp_x3x0_config.html#x3x0cfg_hostpc_netcfg_ip',1,'']]],
  ['the_20image_20loader_83',['Use the image loader',['../page_usrp2.html#usrp2_loadflash_imageloader',1,'']]],
  ['the_20image_20loader_20over_20ethernet_84',['Use the image loader over Ethernet',['../page_usrp_x3x0.html#uhd_image_loader_tool',1,'']]],
  ['the_20image_20loader_20over_20pci_20express_85',['Use the image loader over PCI Express',['../page_usrp_x3x0.html#uhd_image_loader_tool_pcie',1,'']]],
  ['the_20images_20onto_20the_20on_20board_20flash_86',['Load the Images onto the On-board Flash',['../page_usrp_x3x0.html#x3x0_flash',1,'']]],
  ['the_20images_20onto_20the_20on_20board_20flash_20usrp_20n_20series_20only_87',['Load the Images onto the On-board Flash (USRP-N Series only)',['../page_usrp2.html#usrp2_loadflash',1,'']]],
  ['the_20images_20onto_20the_20sd_20card_20usrp2_20only_88',['Load the Images onto the SD card (USRP2 only)',['../page_usrp2.html#usrp2_load',1,'']]],
  ['the_20latest_20firmware_20images_89',['Getting the latest firmware images',['../page_octoclock.html#getting_latest',1,'']]],
  ['the_20led_20behavior_90',['the LED Behavior',['../page_usrp_x4xx.html#x4xx_usage_rearpanelleds_configurable_persistentbeh',1,'Persistently change the LED Behavior'],['../page_usrp_x4xx.html#x4xx_usage_rearpanelleds_configurable_tempbeh',1,'Temporarily change the LED Behavior']]],
  ['the_20library_20path_20linux_91',['Setup the library path (Linux)',['../page_build_guide.html#libpath_linux',1,'']]],
  ['the_20link_20layer_20data_20type_92',['The link-layer data type',['../page_stream.html#stream_datatypes_otw',1,'']]],
  ['the_20master_20clock_20rate_93',['the Master Clock Rate',['../page_usrp_b100.html#b100_mcr',1,'Changing the Master Clock Rate'],['../page_usrp_b200.html#b200_mcr',1,'Changing the Master Clock Rate'],['../page_usrp_e1x0.html#e1x0_mcr',1,'Changing the Master Clock Rate']]],
  ['the_20mender_20artifact_94',['Installing the Mender Artifact',['../page_usrp_x4xx.html#x4xx_updating_filesystems_mender_install',1,'']]],
  ['the_20microcontroller_95',['Connecting to the Microcontroller',['../page_usrp_x4xx.html#x4xx_getting_started_serial_micro',1,'']]],
  ['the_20microcontroller_96',['the microcontroller',['../page_usrp_e3xx.html#e320_getting_started_serial_micro',1,'Connecting to the microcontroller'],['../page_usrp_n3xx.html#n3xx_getting_started_serial_micro',1,'Connecting to the microcontroller']]],
  ['the_20mimo_20cable_97',['Using the MIMO Cable',['../page_usrp2.html#usrp2_mimocable',1,'']]],
  ['the_20module_20peripheral_20manager_20mpm_20architecture_98',['The Module Peripheral Manager (MPM) Architecture',['../page_mpm.html',1,'page_devices']]],
  ['the_20motherboard_20cpld_99',['the Motherboard CPLD',['../page_usrp_x4xx.html#x4xx_building_cpld',1,'Building the Motherboard CPLD'],['../page_usrp_x4xx.html#x4xx_updating_cpld',1,'Updating the Motherboard CPLD']]],
  ['the_20mtu_100',['Configuring the MTU',['../page_usrp_x3x0_config.html#x3x0cfg_hostpc_netcfg_mtu',1,'']]],
  ['the_20multi_20usrp_101',['High-Level: The Multi-USRP',['../page_coding.html#coding_api_hilevel',1,'']]],
  ['the_20multi_20usrp_20clock_102',['High-Level: The Multi-USRP-Clock',['../page_coding.html#coding_api_hilevelclock',1,'']]],
  ['the_20n3xx_103',['the N3XX',['../page_usrp_n3xx.html#n3xx_getting_started_assembling',1,'Assembling the N3XX'],['../page_usrp_n3xx.html#n3xx_software_dev',1,'Modifying and compiling UHD and MPM for the N3XX']]],
  ['the_20on_20board_20flash_104',['Load the Images onto the On-board Flash',['../page_usrp_x3x0.html#x3x0_flash',1,'']]],
  ['the_20on_20board_20flash_20usrp_20n_20series_20only_105',['Load the Images onto the On-board Flash (USRP-N Series only)',['../page_usrp2.html#usrp2_loadflash',1,'']]],
  ['the_20path_20environment_20variable_106',['Setup the PATH environment variable',['../page_build_guide.html#path_env',1,'']]],
  ['the_20pci_20express_20card_107',['Installing the PCI Express Card',['../page_usrp_x3x0.html#autotoc_md70',1,'']]],
  ['the_20pci_20express_20interface_20kit_108',['Installing the PCI Express Interface Kit',['../page_usrp_x3x0.html#autotoc_md66',1,'']]],
  ['the_20pcie_20kernel_20drivers_109',['the PCIe Kernel Drivers',['../page_usrp_x3x0.html#autotoc_md65',1,'Installing the PCIe Kernel Drivers'],['../page_usrp_x3x0.html#autotoc_md69',1,'Installing the PCIe Kernel Drivers']]],
  ['the_20project_20in_20msvc_110',['Build the project in MSVC',['../page_build_guide.html#build_in_msvc',1,'']]],
  ['the_20project_20in_20msvc_20command_20line_111',['Build the project in MSVC (command line)',['../page_build_guide.html#build_msvc_cmd_line',1,'']]],
  ['the_20project_20with_20cmake_112',['Generate the project with CMake',['../page_build_guide.html#cmake_win',1,'']]],
  ['the_20python_20api_113',['the Python API',['../page_python.html#python_install',1,'Installing the Python API'],['../page_python.html#python_usage',1,'Using the Python API']]],
  ['the_20python_20global_20interpreter_20lock_114',['Thread Safety and the Python Global Interpreter Lock',['../page_python.html#python_usage_gil',1,'']]],
  ['the_20receive_20chain_3a_115',['Tuning the receive chain:',['../page_general.html#general_tuning_rxchain',1,'']]],
  ['the_20resolve_20method_20in_20a_20subclass_116',['is required to implement the &quot;resolve&quot; method in a subclass.',['../classuhd_1_1experts_1_1worker__node__t.html#autotoc_md261',1,'']]],
  ['the_20rfnoc_20api_117',['High-Level: The RFNoC API',['../page_coding.html#coding_api_hilevel_rfnoc',1,'']]],
  ['the_20rfsoc_20cpu_20fpga_20and_20host_20operating_20system_118',['The RFSoC CPU/FPGA and Host Operating System',['../page_usrp_x4xx.html#x4xx_overview_rfsoc',1,'']]],
  ['the_20scu_119',['Updating the SCU',['../page_usrp_x4xx.html#x4xx_updating_scu',1,'']]],
  ['the_20sd_20card_120',['The SD card',['../page_usrp_e3xx.html#e3xx_sdcard',1,'The SD card'],['../page_usrp_n3xx.html#n3xx_sdcard',1,'The SD card']]],
  ['the_20sd_20card_121',['Updating the SD card',['../page_usrp_e3xx.html#update_sdcard',1,'']]],
  ['the_20sd_20card_20usrp2_20only_122',['Load the Images onto the SD card (USRP2 only)',['../page_usrp2.html#usrp2_load',1,'']]],
  ['the_20second_20rx_20band_20would_20start_20at_20431_20mhz_123',['In this example, the second Rx band would start at 431 MHz.',['../page_usrp_n3xx.html#autotoc_md59',1,'']]],
  ['the_20sensor_20api_124',['The Sensor API',['../page_usrp_x4xx.html#x4xx_usage_sensors',1,'']]],
  ['the_20sensor_20api_125',['The sensor API',['../page_usrp_e3xx.html#e3xx_usage_sensors',1,'The sensor API'],['../page_usrp_n3xx.html#n3xx_usage_sensors',1,'The sensor API']]],
  ['the_20serial_20output_126',['Monitor the serial output',['../page_usrp2.html#usrp2_commprob_uart',1,'']]],
  ['the_20signal_20chain_20in_20generation_202_20products_127',['Customizing the Signal Chain in Generation 2 products',['../md_usrp2_2customize__signal__chain.html',1,'']]],
  ['the_20simulation_20with_20modelsim_128',['Compiling the Simulation with ModelSim',['../md_usrp3_2sim_2running__testbenches.html#autotoc_md214',1,'']]],
  ['the_20slave_129',['Configuring the slave',['../page_usrp2.html#usrp2_mimocable_cfgslave',1,'']]],
  ['the_20socket_20buffers_130',['Configuring the Socket Buffers',['../page_usrp_x3x0_config.html#x3x0cfg_hostpc_netcfg_sockbuff',1,'']]],
  ['the_20source_20code_131',['Getting the source code',['../page_build_guide.html#build_get_source',1,'']]],
  ['the_20stm32_20microcontroller_132',['The STM32 Microcontroller',['../page_usrp_x4xx.html#x4xx_overview_micro',1,'']]],
  ['the_20stm32_20microcontroller_133',['The STM32 microcontroller',['../page_usrp_e3xx.html#e320_micro',1,'The STM32 microcontroller'],['../page_usrp_n3xx.html#n3xx_micro',1,'The STM32 microcontroller']]],
  ['the_20subdevice_134',['Specifying the Subdevice',['../page_configuration.html#config_subdev',1,'']]],
  ['the_20subnet_20and_20gateway_135',['Set the subnet and gateway',['../page_usrp2.html#usrp2_altstream_subnet',1,'']]],
  ['the_20top_20level_20makefile_136',['Customizing the top level makefile',['../md_usrp2_2customize__signal__chain.html#autotoc_md107',1,'']]],
  ['the_20uhd_20logging_20facility_137',['The UHD logging facility',['../log_8hpp.html#loghpp_logging',1,'']]],
  ['the_20usrp_20s_20ip_20address_138',['Change the USRP&apos;s IP address',['../page_usrp_x3x0.html#x3x0_setup_change_ip',1,'']]],
  ['the_20usrp_20time_20registers_139',['Method 1 - poll the USRP time registers',['../page_sync.html#sync_time_reg',1,'']]],
  ['the_20usrp_20x300_20x310_140',['the USRP X300 X310',['../page_usrp_x3x0.html#autotoc_md61',1,'Installing the USRP X300/X310'],['../page_usrp_x3x0.html#autotoc_md67',1,'Installing the USRP X300/X310'],['../page_usrp_x3x0.html#autotoc_md71',1,'Installing the USRP X300/X310']]],
  ['the_20usrp2_20s_20ip_20address_141',['Change the USRP2&apos;s IP address',['../page_usrp2.html#usrp2_network_changeip',1,'']]],
  ['the_20wire_20data_20format_20specification_142',['Over-the-wire Data Format Specification',['../page_configuration.html#config_stream_args_otw_format',1,'']]],
  ['the_20x300_20x310_20kit_143',['Assembling the X300/X310 kit',['../page_usrp_x3x0.html#x3x0_getting_started_assembling',1,'']]],
  ['the_20x4x0_144',['Assembling the X4x0',['../page_usrp_x4xx.html#x4xx_getting_started_assembling',1,'']]],
  ['the_20x4x0_20front_20panel_20gpio_145',['The X4x0 Front Panel GPIO',['../page_x400_gpio_api.html#x4x0gpio_fpanel',1,'']]],
  ['the_20x4x0_20spi_20mode_146',['The x4x0 SPI Mode',['../page_x400_gpio_api.html#x4x0_spi_iface',1,'']]],
  ['the_20zbx_20cpld_147',['Updating the ZBX CPLD',['../page_zbx.html#zbx_updating_cpld',1,'']]],
  ['the_20zynq_20cpu_20fpga_20and_20host_20operating_20system_148',['The Zynq CPU FPGA and host operating system',['../page_usrp_e3xx.html#e310_zynq',1,'The Zynq CPU/FPGA and host operating system'],['../page_usrp_e3xx.html#e320_zynq',1,'The Zynq CPU/FPGA and host operating system'],['../page_usrp_n3xx.html#n3xx_zynq',1,'The Zynq CPU/FPGA and host operating system']]],
  ['theory_20of_20operation_149',['Theory of Operation',['../page_fbx.html#fbx_too',1,'Theory of Operation'],['../page_usrp_e3xx.html#e3xx_theory_of_ops',1,'Theory of Operation'],['../page_usrp_n3xx.html#n3xx_theory_of_ops',1,'Theory of Operation'],['../page_usrp_x4xx.html#x4xx_too',1,'Theory of Operation'],['../page_zbx.html#zbx_too',1,'Theory of Operation']]],
  ['there_20so_20many_20different_20compat_20numbers_150',['Why are there so many different compat numbers?',['../page_compat.html#compat_faq_whymany',1,'']]],
  ['this_20class_151',['graph. Data nodes and workers are derived from this class.',['../classuhd_1_1experts_1_1dag__vertex__t.html#autotoc_md255',1,'']]],
  ['this_20example_20the_20second_20rx_20band_20would_20start_20at_20431_20mhz_152',['In this example, the second Rx band would start at 431 MHz.',['../page_usrp_n3xx.html#autotoc_md59',1,'']]],
  ['thread_20priority_20scheduling_153',['Thread priority scheduling',['../page_general.html#general_threading_prio',1,'']]],
  ['thread_20priority_20scheduling_20with_20uhd_154',['Thread Priority Scheduling with UHD',['../page_usrp_x3x0_config.html#x3x0cfg_hostpc_rtprio_thread',1,'']]],
  ['thread_20safety_20and_20the_20python_20global_20interpreter_20lock_155',['Thread Safety and the Python Global Interpreter Lock',['../page_python.html#python_usage_gil',1,'']]],
  ['thread_20safety_20notes_156',['Thread safety notes',['../page_general.html#general_threading_safety',1,'']]],
  ['thread_2ehpp_157',['thread.hpp',['../thread_8hpp.html',1,'']]],
  ['thread_5fid_158',['thread_id',['../structuhd_1_1log_1_1logging__info.html#a3a17b4e74613a033637d46957268430a',1,'uhd::log::logging_info']]],
  ['thread_5fpriority_2eh_159',['thread_priority.h',['../thread__priority_8h.html',1,'']]],
  ['thread_5fpriority_2ehpp_160',['thread_priority.hpp',['../thread__priority_8hpp.html',1,'']]],
  ['threading_20notes_161',['Threading Notes',['../page_general.html#general_threading',1,'']]],
  ['through_20address_20string_162',['Device Configuration through address string',['../page_configuration.html#config_devaddr',1,'']]],
  ['through_20mpm_20configuration_20files_163',['Device Configuration through MPM configuration files',['../page_configuration.html#config_mpm',1,'']]],
  ['through_20simulations_164',['FPGA: Testing through Simulations',['../page_rdtesting.html#rdtesting_fpga_testbenches',1,'']]],
  ['through_20the_20api_165',['Device discovery through the API',['../page_identification.html#id_identifying_api',1,'']]],
  ['through_20vivado_166',['Simulating with ModelSim through Vivado',['../md_usrp3_2sim_2running__testbenches.html#autotoc_md212',1,'']]],
  ['tick_20rate_20and_20sampling_20rate_167',['Master Clock Rate, Tick Rate, and Sampling Rate',['../page_twinrx.html#twinrx_dboards_mcr',1,'']]],
  ['tick_20rate_20tt_20tick_5frate_20tt_168',['Tick Rate (&lt;tt&gt;tick_rate&lt;/tt&gt;)',['../page_properties.html#props_special_props_tickrate',1,'']]],
  ['tick_5frate_20tt_169',['Tick Rate (&lt;tt&gt;tick_rate&lt;/tt&gt;)',['../page_properties.html#props_special_props_tickrate',1,'']]],
  ['time_170',['Synchronizing the Device Time',['../page_sync.html#sync_time',1,'']]],
  ['time_171',['time',['../page_gpsdo_x3x0.html#Setting',1,'Device Time to GPS time'],['../page_general.html#general_tuning_rfsettling',1,'RF front-end settling time'],['../structuhd_1_1log_1_1logging__info.html#a9c009db98bb95cccd9a756b37cdf8155',1,'uhd::log::logging_info::time']]],
  ['time_20after_20tuning_20on_20receive_3a_172',['Pseudo-code for dealing with settling time after tuning on receive:',['../page_general.html#general_tuning_waitcode',1,'']]],
  ['time_20priority_20scheduling_173',['Real-Time &amp; Priority Scheduling',['../page_usrp_x3x0_config.html#x3x0cfg_hostpc_rtprio',1,'']]],
  ['time_20registers_174',['Method 1 - poll the USRP time registers',['../page_sync.html#sync_time_reg',1,'']]],
  ['time_20resolution_175',['Command Time Resolution',['../page_timedcmds.html#timedcmds_res',1,'']]],
  ['time_20scheduling_20in_20your_20application_176',['Real-Time Scheduling in your Application',['../page_usrp_x3x0_config.html#x3x0cfg_hostpc_rtprio_app',1,'']]],
  ['time_20synchronization_177',['Time Synchronization',['../page_usrp_e3xx.html#e31x_hw_sync',1,'Clock and Time Synchronization'],['../page_usrp_e3xx.html#e320_hw_sync',1,'Clock and Time Synchronization'],['../page_usrp_n3xx.html#n3xx_synchronization',1,'Clock/Time Synchronization']]],
  ['time_20to_20gps_20time_178',['Device Time to GPS time',['../page_gpsdo_x3x0.html#Setting',1,'']]],
  ['time_5fspec_179',['time_spec',['../structuhd_1_1rfnoc_1_1tune__request__action__info.html#a54c8ae0137aff1266806519dbaeaaec6',1,'uhd::rfnoc::tune_request_action_info::time_spec'],['../structuhd_1_1rx__metadata__t.html#a14daac3e0c3a4d2b074962bf2d795b81',1,'uhd::rx_metadata_t::time_spec'],['../structuhd_1_1tx__metadata__t.html#acf9881a671ba4651a2b4e3187ec23da7',1,'uhd::tx_metadata_t::time_spec'],['../structuhd_1_1async__metadata__t.html#ab55e34d55bc0c11e12625d7b5df19769',1,'uhd::async_metadata_t::time_spec'],['../structuhd_1_1stream__cmd__t.html#adfa4540f74b0cc62855a295422655fbe',1,'uhd::stream_cmd_t::time_spec']]],
  ['time_5fspec_2ehpp_180',['time_spec.hpp',['../time__spec_8hpp.html',1,'']]],
  ['time_5fspec_5ffrac_5fsecs_181',['time_spec_frac_secs',['../structuhd__stream__cmd__t.html#a8fa18e362af7bcfc17bb00908fb6df9f',1,'uhd_stream_cmd_t']]],
  ['time_5fspec_5ffull_5fsecs_182',['time_spec_full_secs',['../structuhd__stream__cmd__t.html#a52cbb3b6ce0a32330a3e39aa6a1d6c86',1,'uhd_stream_cmd_t']]],
  ['time_5fspec_5ft_183',['time_spec_t',['../classuhd_1_1time__spec__t.html',1,'uhd::time_spec_t'],['../classuhd_1_1time__spec__t.html#a2bd6c4c8ad7209d219c3ca5ae238fb6e',1,'uhd::time_spec_t::time_spec_t(double secs=0)'],['../classuhd_1_1time__spec__t.html#a86186df2c642e3e7776b8501ba161497',1,'uhd::time_spec_t::time_spec_t(int64_t full_secs, double frac_secs=0)'],['../classuhd_1_1time__spec__t.html#a535b934557af0127bdd8a155c187e930',1,'uhd::time_spec_t::time_spec_t(int64_t full_secs, long tick_count, double tick_rate)']]],
  ['timed_184',['Which commands can be timed?',['../page_timedcmds.html#timedcmds_gen_cmds_what',1,'']]],
  ['timed_20command_20advisory_185',['Multiple Timed Command Advisory',['../page_usrp_x3x0.html#x3x0_misc_timed_cmds_lockup',1,'']]],
  ['timed_20commands_186',['Timed Commands',['../page_timedcmds.html#timedcmds_gen_cmds',1,'General Timed Commands'],['../page_timedcmds.html',1,'Timed Commands'],['../page_usrp_x4xx.html#x4xx_usage_timedcmds',1,'Timed Commands']]],
  ['timed_5fcmd_2edox_187',['timed_cmd.dox',['../timed__cmd_8dox.html',1,'']]],
  ['timed_5fwb_5fiface_188',['timed_wb_iface',['../classuhd_1_1timed__wb__iface.html',1,'uhd']]],
  ['timekeeper_189',['timekeeper',['../classuhd_1_1rfnoc_1_1mb__controller_1_1timekeeper.html',1,'uhd::rfnoc::mb_controller::timekeeper'],['../classuhd_1_1rfnoc_1_1mb__controller_1_1timekeeper.html#aa4a862e9eac84b0d03af6dbda938df92',1,'uhd::rfnoc::mb_controller::timekeeper::timekeeper()']]],
  ['timescale_20defines_20and_20includes_190',['Timescale Defines and Includes',['../md_usrp3_2sim_2legacy__testbenches.html#autotoc_md153',1,'']]],
  ['timestamp_191',['timestamp',['../classuhd_1_1rfnoc_1_1chdr_1_1ctrl__payload.html#a47c194ea474b13676ccba9bac90eb648',1,'uhd::rfnoc::chdr::ctrl_payload']]],
  ['tlr_192',['tlr',['../structuhd_1_1transport_1_1vrt_1_1if__packet__info__t.html#a943f589d9e18396032ec2646282a4561',1,'uhd::transport::vrt::if_packet_info_t']]],
  ['to_20build_20filesystems_193',['to build filesystems',['../page_usrp_e3xx.html#e3xx_fsbuild_docker',1,'Using Docker to build filesystems'],['../page_usrp_n3xx.html#n3xx_fsbuild_docker',1,'Using Docker to build filesystems']]],
  ['to_20emmc_194',['USB Access to eMMC',['../page_usrp_x4xx.html#x4xx_accessing_emmc_usb',1,'']]],
  ['to_20establish_20a_20worker_20node_20data_20node_20dependency_195',['to establish a worker node =&gt; data node dependency',['../classuhd_1_1experts_1_1data__writer__t.html#autotoc_md260',1,'']]],
  ['to_20generation_202_20products_196',['Adding DSP logic to Generation 2 products',['../md_usrp2_2customize__signal__chain.html#autotoc_md106',1,'']]],
  ['to_20gps_20time_197',['Device Time to GPS time',['../page_gpsdo_x3x0.html#Setting',1,'']]],
  ['to_20implement_20the_20resolve_20method_20in_20a_20subclass_198',['is required to implement the &quot;resolve&quot; method in a subclass.',['../classuhd_1_1experts_1_1worker__node__t.html#autotoc_md261',1,'']]],
  ['to_20load_20fpga_20images_199',['to load FPGA images',['../page_usrp_x3x0.html#x3x0_load_fpga_imgs_jtag',1,'Use JTAG to load FPGA images'],['../page_usrp_x3x0.html#x3x0_load_fpga_imgs_pcie',1,'Use PCI Express to load FPGA images']]],
  ['to_20mpm_20architecture_200',['E310 Migration Guide to MPM architecture',['../page_usrp_e3xx.html#e31x_migration',1,'']]],
  ['to_20stdout_201',['Disabling or redirecting prints to stdout',['../page_general.html#general_misc_prints',1,'']]],
  ['to_20streaming_202',['Introduction to Streaming',['../page_stream.html#stream_intro',1,'']]],
  ['to_20the_20api_203',['Coding to the API',['../page_coding.html',1,'page_uhd']]],
  ['to_20the_20environment_20version_20of_20vivado_204',['Upgrade IP to the environment version of Vivado',['../md_usrp3_2vivado__env__utils.html#autotoc_md249',1,'']]],
  ['to_20the_20microcontroller_205',['Connecting to the Microcontroller',['../page_usrp_x4xx.html#x4xx_getting_started_serial_micro',1,'']]],
  ['to_20the_20microcontroller_206',['to the microcontroller',['../page_usrp_e3xx.html#e320_getting_started_serial_micro',1,'Connecting to the microcontroller'],['../page_usrp_n3xx.html#n3xx_getting_started_serial_micro',1,'Connecting to the microcontroller']]],
  ['to_20uhd_204_207',['Converting UHD 3.x calibration data to UHD 4',['../page_calibration.html#calibration_data_csv',1,'']]],
  ['to_20use_20motherboard_20oscillator_208',['RFX - Modify to use motherboard oscillator',['../page_dboards.html#dboards_rfxmod',1,'']]],
  ['to_20use_20the_20extension_20framework_209',['How to use the Extension Framework',['../page_extension.html#extension_howto',1,'']]],
  ['to_5fbool_210',['to_bool',['../structuhd_1_1sensor__value__t.html#a15e060bdc3a42421a413a7a90a8ab11f',1,'uhd::sensor_value_t']]],
  ['to_5fbytes_211',['to_bytes',['../classuhd_1_1mac__addr__t.html#a66b7ff892f877a47d49354741f305e69',1,'uhd::mac_addr_t']]],
  ['to_5fcname_212',['to_cname',['../classuhd_1_1usrp_1_1dboard__id__t.html#a931a6e1961294e9fb6a0adecde7d3379',1,'uhd::usrp::dboard_id_t']]],
  ['to_5fdot_213',['to_dot',['../classuhd_1_1experts_1_1expert__container.html#a8b9d4ccfec26da3fab406273df081cee',1,'uhd::experts::expert_container::to_dot()'],['../classuhd_1_1rfnoc_1_1rfnoc__graph.html#a14b2a037d729520943dbfdee1cf12564',1,'uhd::rfnoc::rfnoc_graph::to_dot()']]],
  ['to_5fint_214',['to_int',['../structuhd_1_1sensor__value__t.html#a2a27c7617b5fc6e62dd75808c8cc8780',1,'uhd::sensor_value_t']]],
  ['to_5fmap_215',['to_map',['../structuhd_1_1sensor__value__t.html#ab76bd61ed95efa10dc24cbcf94469ac1',1,'uhd::sensor_value_t']]],
  ['to_5fordinal_5fstring_216',['to_ordinal_string',['../namespaceuhd_1_1cast.html#af5a4dcedb509eeddd1ddb976d1ec2922',1,'uhd::cast']]],
  ['to_5fpp_5fstring_217',['to_pp_string',['../structuhd_1_1convert_1_1id__type.html#a7f8e34e538d5396db57baf45298dcfb2',1,'uhd::convert::id_type::to_pp_string()'],['../classuhd_1_1device__addr__t.html#ab99964189db8d6026c9dcf3766e77b13',1,'uhd::device_addr_t::to_pp_string()'],['../classuhd_1_1filter__info__base.html#a2803a865dfb6cf189bc0f67308d88916',1,'uhd::filter_info_base::to_pp_string()'],['../classuhd_1_1analog__filter__base.html#a98cc96ec0a4601e5f02d0d58b30f8b07',1,'uhd::analog_filter_base::to_pp_string()'],['../classuhd_1_1analog__filter__lp.html#a44c165b1d4efcf3096f4aeb5a13b17d2',1,'uhd::analog_filter_lp::to_pp_string()'],['../classuhd_1_1digital__filter__base.html#a37b5b5a6daa2a36925ddc3f542319673',1,'uhd::digital_filter_base::to_pp_string()'],['../structuhd_1_1rx__metadata__t.html#a7e6fda6e56b0a9047074c707b132d30a',1,'uhd::rx_metadata_t::to_pp_string()'],['../classuhd_1_1range__t.html#a527eb48a446c83b57ebcb9ab57fc0a3b',1,'uhd::range_t::to_pp_string()'],['../structuhd_1_1meta__range__t.html#a54a8ad5468627697d35363f53aa4f69e',1,'uhd::meta_range_t::to_pp_string()'],['../structuhd_1_1sensor__value__t.html#ade2a9976ed0cccb3d998c5ff7f460090',1,'uhd::sensor_value_t::to_pp_string()'],['../structuhd_1_1tune__result__t.html#a7d709452a57153fdc17882b97e857391',1,'uhd::tune_result_t::to_pp_string()'],['../classuhd_1_1usrp_1_1dboard__id__t.html#a8292a2ed49e3b70e5fb506d192420a63',1,'uhd::usrp::dboard_id_t::to_pp_string()'],['../classuhd_1_1usrp_1_1subdev__spec__t.html#ac47401ad9a76930b348232f4579ad772',1,'uhd::usrp::subdev_spec_t::to_pp_string()']]],
  ['to_5freal_218',['to_real',['../structuhd_1_1sensor__value__t.html#a562f1b2bb2a9ba01ed8d9fd20b27b30e',1,'uhd::sensor_value_t']]],
  ['to_5frows_219',['to_rows',['../namespaceuhd_1_1csv.html#ab77420f272c0d42bf4fbf0ee28d88fc7',1,'uhd::csv']]],
  ['to_5fstring_220',['to_string',['../structuhd_1_1convert_1_1id__type.html#aa52539e89b9f84c825e85aa1c694fa94',1,'uhd::convert::id_type::to_string()'],['../classuhd_1_1experts_1_1dag__vertex__t.html#a88f52247ac35b7f857139265e26f13fd',1,'uhd::experts::dag_vertex_t::to_string()'],['../classuhd_1_1experts_1_1data__node__t.html#ad5f8860c26d8d576e6d74ccc2f54e1f2',1,'uhd::experts::data_node_t::to_string()'],['../classuhd_1_1rfnoc_1_1block__id__t.html#a6d1dc8252ce237676263cd203a67acc5',1,'uhd::rfnoc::block_id_t::to_string()'],['../classuhd_1_1rfnoc_1_1blockdef_1_1port__t.html#a9fdec6e8a84f1a9cafffdf14ed5c7030',1,'uhd::rfnoc::blockdef::port_t::to_string()'],['../classuhd_1_1rfnoc_1_1blockdef_1_1arg__t.html#aed0cb7ef804fcd8aed0ef35bf68569fc',1,'uhd::rfnoc::blockdef::arg_t::to_string()'],['../classuhd_1_1rfnoc_1_1chdr_1_1chdr__header.html#a35c7acdb5d005518e0c0f545aff0c7d9',1,'uhd::rfnoc::chdr::chdr_header::to_string()'],['../classuhd_1_1rfnoc_1_1chdr_1_1ctrl__payload.html#a3faa845b662eb193ade70e74243635ac',1,'uhd::rfnoc::chdr::ctrl_payload::to_string()'],['../classuhd_1_1rfnoc_1_1chdr_1_1strs__payload.html#a4d4ed53445305482a31bc7d2e583db21',1,'uhd::rfnoc::chdr::strs_payload::to_string()'],['../classuhd_1_1rfnoc_1_1chdr_1_1strc__payload.html#a969ed3a39ac34685064b305121a3a5fe',1,'uhd::rfnoc::chdr::strc_payload::to_string()'],['../classuhd_1_1rfnoc_1_1chdr_1_1mgmt__op__t.html#a4bffe988f8bab70efb80c9de1460faaa',1,'uhd::rfnoc::chdr::mgmt_op_t::to_string()'],['../classuhd_1_1rfnoc_1_1chdr_1_1mgmt__hop__t.html#a8cb7913266f2fb11df7381c61263bda4',1,'uhd::rfnoc::chdr::mgmt_hop_t::to_string()'],['../classuhd_1_1rfnoc_1_1chdr_1_1mgmt__payload.html#adc827c6a318b00e487059fddbff2b31d',1,'uhd::rfnoc::chdr::mgmt_payload::to_string()'],['../structuhd_1_1rfnoc_1_1graph__edge__t.html#a022476ebc58bcc966197f366057af07e',1,'uhd::rfnoc::graph_edge_t::to_string()'],['../structuhd_1_1rfnoc_1_1res__source__info.html#af4933541172d340a9f5d37cd76b193d3',1,'uhd::rfnoc::res_source_info::to_string()'],['../classuhd_1_1device__addr__t.html#a7c5bd46bb1e62825f6e8c1ba4695dc61',1,'uhd::device_addr_t::to_string()'],['../classuhd_1_1mac__addr__t.html#afb1b7c07e4004d22e1a171addb82a09b',1,'uhd::mac_addr_t::to_string()'],['../classuhd_1_1usrp_1_1dboard__id__t.html#ad675070bd82f637a7c226dd5ae4ac40b',1,'uhd::usrp::dboard_id_t::to_string()'],['../classuhd_1_1usrp_1_1subdev__spec__t.html#a7291bd53b7d4c0a54d2679de76db88c2',1,'uhd::usrp::subdev_spec_t::to_string()'],['../classuhd_1_1utils_1_1chdr_1_1chdr__packet.html#ab4692f24c9b1ef61a8e4294257f15bdc',1,'uhd::utils::chdr::chdr_packet::to_string() const']]],
  ['to_5fstring_5fwith_5fpayload_221',['to_string_with_payload',['../classuhd_1_1utils_1_1chdr_1_1chdr__packet.html#a1cfceaeeff408baa4c1e83ba5d67c94c',1,'uhd::utils::chdr::chdr_packet']]],
  ['to_5fticks_222',['to_ticks',['../classuhd_1_1time__spec__t.html#ae46f6c776d85de986769f29540a546e8',1,'uhd::time_spec_t']]],
  ['to_5fuint16_223',['to_uint16',['../classuhd_1_1usrp_1_1dboard__id__t.html#a0ab6f96f1b8a7f32cdcd52ed31cbd33a',1,'uhd::usrp::dboard_id_t']]],
  ['tool_20support_224',['Section 5: Tool Support',['../md_usrp3_2sim_2writing__sim__makefile.html#autotoc_md233',1,'']]],
  ['tool_20unix_225',['Use the card burner tool (UNIX)',['../page_usrp2.html#usrp2_load_cardburner',1,'']]],
  ['tool_20windows_226',['Use the card burner tool (Windows)',['../page_usrp2.html#usrp2_load_cardburnerwin',1,'']]],
  ['tools_227',['Tools',['../page_mpm.html#mpm_debug',1,'Debugging Tools'],['../md_usrp3_2build__instructions.html#autotoc_md115',1,'Download and Install Xilinx Tools'],['../page_mpm.html#mpm_debug_other',1,'MPM Tools'],['../page_rtp.html#vrt_tools',1,'Tools']]],
  ['top_20level_20makefile_228',['Customizing the top level makefile',['../md_usrp2_2customize__signal__chain.html#autotoc_md107',1,'']]],
  ['top_20level_20simulation_20module_229',['Writing a Top-level Simulation Module',['../md_usrp3_2sim_2writing__sim__top.html',1,'']]],
  ['trace_230',['trace',['../namespaceuhd_1_1log.html#afc763c975a139b9051e98ccfa77e570aa8ce0f1a40f75195e8b3a38ac23873562',1,'uhd::log']]],
  ['traffic_231',['traffic',['../page_usrp2.html#usrp2_commprob_wireshark',1,'Monitor the host network traffic'],['../page_usrp_x3x0.html#x3x0_comm_issues_monitor',1,'Monitor the host network traffic']]],
  ['traffic_5fcounter_232',['traffic_counter',['../classuhd_1_1rfnoc_1_1traffic__counter.html',1,'uhd::rfnoc::traffic_counter'],['../classuhd_1_1rfnoc_1_1traffic__counter.html#a28247f140f97ac21a4aa2ea4dd01d3a2',1,'uhd::rfnoc::traffic_counter::traffic_counter()']]],
  ['traffic_5fcounter_2ehpp_233',['traffic_counter.hpp',['../traffic__counter_8hpp.html',1,'']]],
  ['transact_5fspi_234',['transact_spi',['../classuhd_1_1spi__iface.html#a60fa28de8512f988a2c2c3ad254f2787',1,'uhd::spi_iface']]],
  ['transceiver_235',['Transceiver',['../page_usrp_n3xx.html#n3xx_feature_list_mg',1,'N310/N300 4-channel/2-channel Transceiver'],['../page_usrp_n3xx.html#n3xx_feature_list_rh',1,'N320/N321 2-channel Transceiver']]],
  ['transmit_20receive_20applications_236',['One-off transmit/receive applications',['../page_python.html#python_usage_oneoff',1,'']]],
  ['transmit_20receive_20registers_20atr_237',['Transmit Receive Registers ATR',['../page_fbx.html#fbx_atr',1,'Auto-Transmit-Receive Registers (ATR)'],['../page_zbx.html#zbx_atr',1,'Auto-Transmit-Receive Registers (ATR)']]],
  ['transport_238',['Data size restrictions in transport',['../page_transport.html#transport_data_size_restrictions',1,'']]],
  ['transport_20libusb_239',['USB Transport (LibUSB)',['../page_transport.html#transport_usb',1,'']]],
  ['transport_20ni_20rio_240',['PCIe Transport (NI-RIO)',['../page_transport.html#transport_pcie',1,'']]],
  ['transport_20notes_241',['Transport Notes',['../page_transport.html',1,'page_devices']]],
  ['transport_20parameters_242',['Transport parameters',['../page_transport.html#transport_udp_params',1,'Transport parameters'],['../page_transport.html#transport_usb_params',1,'Transport parameters'],['../page_transport.html#transport_pcie_params',1,'Transport parameters']]],
  ['transport_20parameters_243',['Overriding transport parameters',['../page_transport.html#transport_param_overrides',1,'']]],
  ['transport_20protocols_244',['Radio Transport Protocols',['../page_rtp.html',1,'page_uhd']]],
  ['transport_20related_20stream_20arguments_245',['Transport-related Stream Arguments',['../page_configuration.html#config_stream_args_transport',1,'']]],
  ['transport_20sockets_246',['UDP Transport (Sockets)',['../page_transport.html#transport_udp',1,'']]],
  ['transport_2edox_247',['transport.dox',['../transport_8dox.html',1,'']]],
  ['tree_248',['tree',['../structuhd_1_1rfnoc_1_1mock__block__container.html#a23e621ca9742e58b37508341fc75f9f1',1,'uhd::rfnoc::mock_block_container::tree'],['../structuhd_1_1rfnoc_1_1noc__block__base_1_1make__args__t.html#a10241641807049a513abbd14d0424057',1,'uhd::rfnoc::noc_block_base::make_args_t::tree']]],
  ['trig_5fio_5fmode_249',['TRIG_IO_MODE',['../classuhd_1_1features_1_1discoverable__feature.html#a1a5a211601b5474a17afb6e6bd91c927a62318be8b86a6ce87c5171109affb450',1,'uhd::features::discoverable_feature']]],
  ['trig_5fio_5fmode_2ehpp_250',['trig_io_mode.hpp',['../trig__io__mode_8hpp.html',1,'']]],
  ['trig_5fio_5fmode_5fiface_251',['trig_io_mode_iface',['../classuhd_1_1features_1_1trig__io__mode__iface.html',1,'uhd::features']]],
  ['trig_5fio_5fmode_5fiface_2ehpp_252',['trig_io_mode_iface.hpp',['../trig__io__mode__iface_8hpp.html',1,'']]],
  ['trig_5fio_5fmode_5ft_253',['trig_io_mode_t',['../namespaceuhd.html#a975277bd04bee5260374db1afc10e582',1,'uhd']]],
  ['troubleshooting_254',['Troubleshooting',['../page_dpdk.html#dpdk_troubleshooting',1,'Troubleshooting'],['../page_usrp_e3xx.html#e3xx_troubleshooting',1,'Troubleshooting'],['../page_usrp_n3xx.html#n3xx_troubleshooting',1,'Troubleshooting'],['../page_usrp_x3x0.html#autotoc_md68',1,'Troubleshooting'],['../page_usrp_x3x0.html#x3x0_troubleshooting',1,'Troubleshooting'],['../md_usrp3_2sim_2running__testbenches.html#autotoc_md215',1,'Troubleshooting']]],
  ['troubleshooting_20ethernet_20issues_255',['Troubleshooting Ethernet Issues',['../page_usrp_x3x0_config.html#x3x0cfg_hosthw_troubleshooting_eth',1,'']]],
  ['troubleshooting_20performance_20issues_256',['Troubleshooting Performance Issues',['../page_usrp_x3x0_config.html#x3x0cfg_hosthw_troubleshooting',1,'']]],
  ['tsf_257',['tsf',['../structuhd_1_1rfnoc_1_1tx__event__action__info.html#a1d6666b967f533f97e84a70f03da75c6',1,'uhd::rfnoc::tx_event_action_info::tsf'],['../structuhd_1_1transport_1_1vrt_1_1if__packet__info__t.html#a296de794475873577f9aadf7aae6a2c0',1,'uhd::transport::vrt::if_packet_info_t::tsf']]],
  ['tsi_258',['tsi',['../structuhd_1_1transport_1_1vrt_1_1if__packet__info__t.html#ac04efde657dd2aad05db4a51f7100ec8',1,'uhd::transport::vrt::if_packet_info_t']]],
  ['tt_259',['tt',['../page_properties.html#props_special_props_mtu',1,'MTU (&lt;tt&gt;mtu&lt;/tt&gt;)'],['../page_properties.html#props_special_props_tickrate',1,'Tick Rate (&lt;tt&gt;tick_rate&lt;/tt&gt;)']]],
  ['tt_20mtu_20tt_260',['MTU (&lt;tt&gt;mtu&lt;/tt&gt;)',['../page_properties.html#props_special_props_mtu',1,'']]],
  ['tt_20tick_5frate_20tt_261',['Tick Rate (&lt;tt&gt;tick_rate&lt;/tt&gt;)',['../page_properties.html#props_special_props_tickrate',1,'']]],
  ['tune_5frequest_262',['tune_request',['../structuhd_1_1rfnoc_1_1tune__request__action__info.html#a4ea777fd53d308afd07d600cdd855766',1,'uhd::rfnoc::tune_request_action_info']]],
  ['tune_5frequest_2eh_263',['tune_request.h',['../tune__request_8h.html',1,'']]],
  ['tune_5frequest_2ehpp_264',['tune_request.hpp',['../tune__request_8hpp.html',1,'']]],
  ['tune_5frequest_5faction_5finfo_265',['tune_request_action_info',['../structuhd_1_1rfnoc_1_1tune__request__action__info.html',1,'uhd::rfnoc']]],
  ['tune_5frequest_5ft_266',['tune_request_t',['../structuhd_1_1tune__request__t.html',1,'uhd::tune_request_t'],['../structuhd_1_1tune__request__t.html#a292194827377ad0cef865b8b433b3ecd',1,'uhd::tune_request_t::tune_request_t(double target_freq=0)'],['../structuhd_1_1tune__request__t.html#af9d2c5fb89c10024b1acae43e88ebe7f',1,'uhd::tune_request_t::tune_request_t(double target_freq, double lo_off)']]],
  ['tune_5fresult_267',['tune_result',['../structuhd_1_1rfnoc_1_1tune__request__action__info.html#aef3616c5627417d329d9eb6308a632e4',1,'uhd::rfnoc::tune_request_action_info']]],
  ['tune_5fresult_2eh_268',['tune_result.h',['../tune__result_8h.html',1,'']]],
  ['tune_5fresult_2ehpp_269',['tune_result.hpp',['../tune__result_8hpp.html',1,'']]],
  ['tune_5fresult_5ft_270',['tune_result_t',['../structuhd_1_1tune__result__t.html',1,'uhd::tune_result_t'],['../structuhd_1_1tune__result__t.html#a1a7620811a940e36b2f40c911349361d',1,'uhd::tune_result_t::tune_result_t()']]],
  ['tuning_271',['DSP Tuning',['../page_general.html#general_tuning_dsp',1,'']]],
  ['tuning_272',['tuning',['../page_usrp_b200.html#b200_fe_tuning',1,'Frontend tuning'],['../page_usrp_e3xx.html#e31x_dboard_e310_tuning',1,'Frontend tuning'],['../page_general.html#general_tuning_dsp_sign',1,'Sign of DSP frequency on TX vs. RX tuning']]],
  ['tuning_20notes_273',['Tuning Notes',['../page_general.html#general_tuning',1,'']]],
  ['tuning_20on_20receive_3a_274',['Pseudo-code for dealing with settling time after tuning on receive:',['../page_general.html#general_tuning_waitcode',1,'']]],
  ['tuning_20process_275',['Two-stage tuning process',['../page_general.html#general_tuning_process',1,'']]],
  ['tuning_20the_20receive_20chain_3a_276',['Tuning the receive chain:',['../page_general.html#general_tuning_rxchain',1,'']]],
  ['tvrx_277',['TVRX',['../page_dboards.html#dboards_tvrx',1,'']]],
  ['tvrx2_278',['TVRX2',['../page_dboards.html#dboards_tvrx2',1,'']]],
  ['twinrx_279',['TwinRX',['../page_dboards.html#dboards_twinrx',1,'TwinRX'],['../page_rdtesting.html#rdtesting_phase_rx_X3x0_twinrx',1,'X3x0 with TwinRX']]],
  ['twinrx_20daughterboard_280',['TwinRX Daughterboard',['../page_twinrx.html',1,'page_dboards']]],
  ['twinrx_20properties_281',['TwinRX Properties',['../page_twinrx.html#twinrx_dboards',1,'']]],
  ['twinrx_2edox_282',['twinrx.dox',['../twinrx_8dox.html',1,'']]],
  ['two_20stage_20tuning_20process_283',['Two-stage tuning process',['../page_general.html#general_tuning_process',1,'']]],
  ['tx_20and_20lftx_284',['Basic TX and LFTX',['../page_dboards.html#dboards_basictx',1,'']]],
  ['tx_20reference_20power_20levels_285',['RX and TX reference power levels',['../page_power.html#power_ref_levels',1,'']]],
  ['tx_20testing_286',['TX testing',['../page_rdtesting.html#autotoc_md19',1,'']]],
  ['tx_20vs_20rx_20tuning_287',['Sign of DSP frequency on TX vs. RX tuning',['../page_general.html#general_tuning_dsp_sign',1,'']]],
  ['tx_5fantenna_288',['tx_antenna',['../structuhd__usrp__tx__info__t.html#aadce92948ea5d4ab5e38627aeb3a428b',1,'uhd_usrp_tx_info_t']]],
  ['tx_5fdboard_5fbase_289',['tx_dboard_base',['../classuhd_1_1usrp_1_1tx__dboard__base.html',1,'uhd::usrp::tx_dboard_base'],['../classuhd_1_1usrp_1_1tx__dboard__base.html#a51ce8e3bc4ce1dc3c2f8035b20dc99f2',1,'uhd::usrp::tx_dboard_base::tx_dboard_base()']]],
  ['tx_5fdirection_290',['TX_DIRECTION',['../namespaceuhd.html#a15fbb7809a271ea929ea2390624eb425a9efb9f316c5e131460dd2cd2079a87be',1,'uhd']]],
  ['tx_5fevent_5faction_5finfo_291',['tx_event_action_info',['../structuhd_1_1rfnoc_1_1tx__event__action__info.html',1,'uhd::rfnoc::tx_event_action_info'],['../structuhd_1_1rfnoc_1_1tx__event__action__info.html#a22a2317c596edd96ffcbc178c257f5cd',1,'uhd::rfnoc::tx_event_action_info::tx_event_action_info()']]],
  ['tx_5fid_292',['tx_id',['../structuhd__usrp__tx__info__t.html#a1191cde3df0604ccb24ffd21dc08be18',1,'uhd_usrp_tx_info_t']]],
  ['tx_5fmetadata_5ft_293',['tx_metadata_t',['../structuhd_1_1tx__metadata__t.html',1,'uhd::tx_metadata_t'],['../structuhd_1_1tx__metadata__t.html#a04cebeedb6045fce450f4d6414fba690',1,'uhd::tx_metadata_t::tx_metadata_t()']]],
  ['tx_5fserial_294',['tx_serial',['../structuhd__usrp__tx__info__t.html#a27b7a6e3786f28f45d21a390c67b17d1',1,'uhd_usrp_tx_info_t']]],
  ['tx_5fstream_295',['TX_STREAM',['../structuhd_1_1rfnoc_1_1graph__edge__t.html#a6c2c99c0c0efbc463c5b86d125aa6d4ba82f3d088e2d9c4c729068706ccab122d',1,'uhd::rfnoc::graph_edge_t']]],
  ['tx_5fstreamer_296',['tx_streamer',['../classuhd_1_1tx__streamer.html',1,'uhd']]],
  ['tx_5fsubdev_5fname_297',['tx_subdev_name',['../structuhd__usrp__tx__info__t.html#a1f2e9b35c4130ef49879e39822e4ae7d',1,'uhd_usrp_tx_info_t']]],
  ['tx_5fsubdev_5fspec_298',['tx_subdev_spec',['../structuhd__usrp__tx__info__t.html#ae7a798d398348ee728f9a6c012ec53ec',1,'uhd_usrp_tx_info_t']]],
  ['type_299',['CVITA Stream Type',['../md_usrp3_2sim_2libs__axi.html#autotoc_md170',1,'']]],
  ['type_300',['type',['../page_stream.html#stream_datatypes_cpu',1,'The host/CPU data type'],['../page_stream.html#stream_datatypes_otw',1,'The link-layer data type'],['../structuhd_1_1rfnoc_1_1res__source__info.html#a4a577aead4f2b2ad71de4c3ed558911b',1,'uhd::rfnoc::res_source_info::type'],['../structuhd_1_1sensor__value__t.html#ad4671f41a26dfbdd48130c82c6693331',1,'uhd::sensor_value_t::type']]],
  ['type_5fcaster_3c_20boost_3a_3aoptional_3c_20t_20_3e_20_3e_301',['type_caster&lt; boost::optional&lt; T &gt; &gt;',['../structpybind11_1_1detail_1_1type__caster_3_01boost_1_1optional_3_01T_01_4_01_4.html',1,'pybind11::detail']]],
  ['type_5ferror_302',['type_error',['../structuhd_1_1type__error.html',1,'uhd::type_error'],['../structuhd_1_1type__error.html#a71e192a7441b3654291162e601f1db1a',1,'uhd::type_error::type_error()']]],
  ['types_303',['Data Types',['../page_stream.html#stream_datatypes',1,'']]],
  ['types_304',['Properties on multi-channel blocks and resource types',['../page_properties.html#props_multichan',1,'']]]
];
