var searchData=
[
  ['mac_20os_20x_0',['Mac OS X',['../page_build_guide.html#build_instructions_osx',1,'Build Instructions (Mac OS X)'],['../page_install.html#install_osx',1,'Installation on Mac OS X']]],
  ['mac_20os_20x_20specific_20notes_1',['Mac OS X specific notes',['../page_transport.html#transport_udp_osx',1,'']]],
  ['mac_5faddr_2ehpp_2',['mac_addr.hpp',['../mac__addr_8hpp.html',1,'']]],
  ['mac_5faddr_5ft_3',['mac_addr_t',['../classuhd_1_1mac__addr__t.html',1,'uhd']]],
  ['macports_4',['Via MacPorts',['../page_install.html#install_osx_macports',1,'']]],
  ['macros_5',['Macros',['../page_logging.html#logging_macros',1,'Logging Macros'],['../md_usrp3_2sim_2simulation__libraries.html#autotoc_md222',1,'Macros']]],
  ['magnitude_6',['MAGNITUDE',['../namespaceuhd_1_1rfnoc.html#a17a013ec137d9df84f769d233b3e150daba1a4ef58204f0da36291466025d7533',1,'uhd::rfnoc']]],
  ['magnitude_5fsquared_7',['MAGNITUDE_SQUARED',['../namespaceuhd_1_1rfnoc.html#a17a013ec137d9df84f769d233b3e150da41df906a24c36e44f203ac8f0998405d',1,'uhd::rfnoc']]],
  ['main_20module_20definition_8',['Main Module Definition',['../md_usrp3_2sim_2legacy__testbenches.html#autotoc_md154',1,'']]],
  ['mainpage_2edox_9',['mainpage.dox',['../mainpage_8dox.html',1,'']]],
  ['major_20and_20minor_20compat_20numbers_10',['Major and Minor Compat Numbers',['../page_compat.html#compat_minor_major',1,'']]],
  ['major_5fcompat_11',['MAJOR_COMPAT',['../classuhd_1_1rfnoc_1_1ddc__block__control.html#a0c898e76a9a232874ea48aa36c0b18e4',1,'uhd::rfnoc::ddc_block_control::MAJOR_COMPAT'],['../classuhd_1_1rfnoc_1_1duc__block__control.html#aa6a072be06fee2436449c81939d17b79',1,'uhd::rfnoc::duc_block_control::MAJOR_COMPAT'],['../classuhd_1_1rfnoc_1_1fir__filter__block__control.html#a9615eac47ad9ccb8300fc6b03a84feb1',1,'uhd::rfnoc::fir_filter_block_control::MAJOR_COMPAT'],['../classuhd_1_1rfnoc_1_1lc__block__control.html#ac97ed981a31176ddf7236e1d456dca0e',1,'uhd::rfnoc::lc_block_control::MAJOR_COMPAT'],['../classuhd_1_1rfnoc_1_1replay__block__control.html#a70830402ac6bc82ffb8b3409275f8432',1,'uhd::rfnoc::replay_block_control::MAJOR_COMPAT']]],
  ['make_12',['make',['../classuhd_1_1usrp_1_1cal_1_1container.html#a7bb33c90845c5f5625a1014e89f9a732',1,'uhd::usrp::cal::container::make()'],['../classuhd_1_1usrp_1_1cal_1_1zbx__tx__dsa__cal.html#a0880cea0d43c4045de6bd49904a1d3a4',1,'uhd::usrp::cal::zbx_tx_dsa_cal::make(const std::string &amp;name, const std::string &amp;serial, const uint64_t timestamp)'],['../classuhd_1_1usrp_1_1cal_1_1zbx__tx__dsa__cal.html#af77d40b0b2fffc1dadb6ee4d33c3be45',1,'uhd::usrp::cal::zbx_tx_dsa_cal::make()'],['../classuhd_1_1usrp_1_1cal_1_1zbx__rx__dsa__cal.html#a1d602df2166b8191995b5c617489447e',1,'uhd::usrp::cal::zbx_rx_dsa_cal::make(const std::string &amp;name, const std::string &amp;serial, const uint64_t timestamp)'],['../classuhd_1_1usrp_1_1cal_1_1zbx__rx__dsa__cal.html#a2e9316304268d4fd2cb05299b05c5238',1,'uhd::usrp::cal::zbx_rx_dsa_cal::make()'],['../classuhd_1_1usrp_1_1cal_1_1iq__cal.html#a45a8a242161ef82842c3ccbbc8e68341',1,'uhd::usrp::cal::iq_cal::make(const std::string &amp;name, const std::string &amp;serial, const uint64_t timestamp)'],['../classuhd_1_1usrp_1_1cal_1_1iq__cal.html#a4d00133cd0a7b13ab2ae0f432bb281b3',1,'uhd::usrp::cal::iq_cal::make()'],['../classuhd_1_1usrp_1_1cal_1_1pwr__cal.html#a0298e1d9ad5fe402b1eeac6dcf03f39d',1,'uhd::usrp::cal::pwr_cal::make(const std::string &amp;name, const std::string &amp;serial, const uint64_t timestamp)'],['../classuhd_1_1usrp_1_1cal_1_1pwr__cal.html#a072c6c7b91694e841418837a5013c29d',1,'uhd::usrp::cal::pwr_cal::make()'],['../classuhd_1_1device.html#a809df88506c7d04144f6fd8581618156',1,'uhd::device::make()'],['../classuhd_1_1property__tree.html#ad943cf979bc17c8a520ff8dae7ca582c',1,'uhd::property_tree::make()'],['../structuhd_1_1rfnoc_1_1action__info.html#af601c2bbab913404aa78237e2e368fbd',1,'uhd::rfnoc::action_info::make()'],['../structuhd_1_1rfnoc_1_1stream__cmd__action__info.html#ad3d5a64eb587b7df775997185abecad3',1,'uhd::rfnoc::stream_cmd_action_info::make()'],['../structuhd_1_1rfnoc_1_1rx__event__action__info.html#a6e87baad3361fe74fa2df9310edc562e',1,'uhd::rfnoc::rx_event_action_info::make()'],['../structuhd_1_1rfnoc_1_1tx__event__action__info.html#a2c2865cfe1f5f2099c2e8e15c2948c42',1,'uhd::rfnoc::tx_event_action_info::make()'],['../structuhd_1_1rfnoc_1_1tune__request__action__info.html#a245c830164bcb16bfa3f497fc325ded5',1,'uhd::rfnoc::tune_request_action_info::make()'],['../classuhd_1_1rfnoc_1_1rfnoc__graph.html#aee258d5067b43cd97992286ed9f2a1d9',1,'uhd::rfnoc::rfnoc_graph::make()'],['../classuhd_1_1transport_1_1buffer__pool.html#a153986f9292b2a08079ad34b48b26b9b',1,'uhd::transport::buffer_pool::make()'],['../classuhd_1_1transport_1_1udp__zero__copy.html#a0484811ae115bdbf8780ebb11032ba39',1,'uhd::transport::udp_zero_copy::make()'],['../classuhd_1_1transport_1_1usb__control.html#ae3a8907e1b28f1db0147c17b69028a04',1,'uhd::transport::usb_control::make()'],['../classuhd_1_1transport_1_1usb__zero__copy.html#a83c2b48707b304c0c9c8e3acb419baef',1,'uhd::transport::usb_zero_copy::make()'],['../classuhd_1_1transport_1_1managed__buffer.html#abeb5677630c817a5e759f284c7d353ed',1,'uhd::transport::managed_buffer::make()'],['../classuhd_1_1usrp_1_1dboard__manager.html#a746855c5e16b98be864d915c71f705e6',1,'uhd::usrp::dboard_manager::make(dboard_id_t rx_dboard_id, dboard_id_t tx_dboard_id, dboard_id_t gdboard_id, dboard_iface::sptr iface, property_tree::sptr subtree, bool defer_db_init=false)'],['../classuhd_1_1usrp_1_1dboard__manager.html#afb11dc5eb08dfe0bdae76df90d75a242',1,'uhd::usrp::dboard_manager::make(dboard_eeprom_t rx_eeprom, dboard_eeprom_t tx_eeprom, dboard_eeprom_t gdb_eeprom, dboard_iface::sptr iface, property_tree::sptr subtree, bool defer_db_init=false)'],['../classuhd_1_1gps__ctrl.html#a5d22de1baf3d16fec66fa4556fe75cd5',1,'uhd::gps_ctrl::make()'],['../classuhd_1_1usrp_1_1multi__usrp.html#af0d3809a8f8dcd3c962ad5b9a0a6456c',1,'uhd::usrp::multi_usrp::make()'],['../classuhd_1_1usrp__clock_1_1multi__usrp__clock.html#a1bb90ac970ab9b62c0a87bfa122c139d',1,'uhd::usrp_clock::multi_usrp_clock::make()'],['../classuhd_1_1gain__group.html#a9d6bd8301a0830e127c00292c26b261c',1,'uhd::gain_group::make()'],['../classuhd_1_1msg__task.html#a9969444c761d2c80ddf030ddc2adb2ef',1,'uhd::msg_task::make()'],['../classuhd_1_1utils_1_1scope__exit.html#aa4debe9e68333454ddb4347c52f5a061',1,'uhd::utils::scope_exit::make()'],['../classuhd_1_1task.html#a6fe2bf6b1b37c2f94237f439e06087ea',1,'uhd::task::make()']]],
  ['make_20options_13',['Make Options',['../md_usrp3_2build__instructions.html#autotoc_md151',1,'Xilinx ISE Make Options'],['../md_usrp3_2build__instructions.html#autotoc_md150',1,'Xilinx Vivado Make Options']]],
  ['make_5fargs_14',['make_args',['../structuhd_1_1rfnoc_1_1mock__block__container.html#aa9de6d94fd69cec722d54f96a91b2302',1,'uhd::rfnoc::mock_block_container']]],
  ['make_5fargs_5fptr_15',['make_args_ptr',['../classuhd_1_1rfnoc_1_1noc__block__base.html#a1692dd3fa44885db0ac9e6d9a0e792da',1,'uhd::rfnoc::noc_block_base']]],
  ['make_5fargs_5ft_16',['make_args_t',['../structuhd_1_1rfnoc_1_1noc__block__base_1_1make__args__t.html',1,'uhd::rfnoc::noc_block_base']]],
  ['make_5fbroadcast_17',['make_broadcast',['../classuhd_1_1transport_1_1udp__simple.html#a2b5d398469f801391773df4bf3d7b53f',1,'uhd::transport::udp_simple']]],
  ['make_5fconnected_18',['make_connected',['../classuhd_1_1transport_1_1udp__simple.html#a83d03c2ad8ffc19381beaad466e6b754',1,'uhd::transport::udp_simple']]],
  ['make_5ffrom_19',['make_from',['../classuhd_1_1rfnoc_1_1block__controller__factory.html#aa28a5b4c541cf52db11fe5bf8317552f',1,'uhd::rfnoc::block_controller_factory']]],
  ['make_5ffrom_5fnoc_5fid_20',['make_from_noc_id',['../classuhd_1_1rfnoc_1_1blockdef.html#a2810b084373bdb7a782c68c99f219d6a',1,'uhd::rfnoc::blockdef']]],
  ['make_5ft_21',['make_t',['../classuhd_1_1device.html#ac51447dac112a921f2c9deb208f0c069',1,'uhd::device']]],
  ['make_5fuart_22',['make_uart',['../classuhd_1_1transport_1_1udp__simple.html#a2e1dda4260f4c26d988ac196d5c84eed',1,'uhd::transport::udp_simple']]],
  ['make_5fzero_23',['make_zero',['../classuhd_1_1gain__group.html#ad639aaf9067715e30373d6bc7ce722e5',1,'uhd::gain_group']]],
  ['makefile_24',['Writing a Simulation Makefile',['../md_usrp3_2sim_2writing__sim__makefile.html',1,'']]],
  ['makefile_25',['Customizing the top level makefile',['../md_usrp2_2customize__signal__chain.html#autotoc_md107',1,'']]],
  ['makefile_20based_20builder_26',['Makefile Based Builder',['../md_usrp3_2build__instructions.html#autotoc_md126',1,'']]],
  ['makefile_20based_20builder_27',['Makefile based Builder',['../md_usrp3_2build__instructions.html#autotoc_md120',1,'']]],
  ['makefiles_20with_20cmake_28',['Generate Makefiles with CMake',['../page_build_guide.html#generate_unix',1,'']]],
  ['mako_29',['Mako',['../page_build_guide.html#autotoc_md82',1,'']]],
  ['man_5fpages_30',['man_pages',['../namespaceconf.html#a85efc5fee48a26fa2d651f6eeb38fc2b',1,'conf']]],
  ['managed_5fbuffer_31',['managed_buffer',['../classuhd_1_1transport_1_1managed__buffer.html',1,'uhd::transport::managed_buffer'],['../classuhd_1_1transport_1_1managed__buffer.html#a35e4a3cbfd1d6704d8497a205ff6c9f3',1,'uhd::transport::managed_buffer::managed_buffer()']]],
  ['managed_5frecv_5fbuffer_32',['managed_recv_buffer',['../classuhd_1_1transport_1_1managed__recv__buffer.html',1,'uhd::transport']]],
  ['managed_5fsend_5fbuffer_33',['managed_send_buffer',['../classuhd_1_1transport_1_1managed__send__buffer.html',1,'uhd::transport']]],
  ['management_34',['Management',['../md_usrp3_2vivado__env__utils.html#autotoc_md250',1,'Hardware Management'],['../md_usrp3_2vivado__env__utils.html#autotoc_md243',1,'IP Management'],['../page_usrp_x3x0_config.html#x3x0cfg_hostpc_pwr',1,'Power Management'],['../page_usrp_e3xx.html#e3xx_rasm',1,'Remote Management'],['../page_usrp_n3xx.html#n3xx_rasm',1,'Remote Management']]],
  ['management_20and_20execution_35',['management and execution',['../page_usrp_e3xx.html#e3xx_rasm_salt',1,'Salt: Remote configuration management and execution'],['../page_usrp_n3xx.html#n3xx_rasm_salt',1,'Salt: Remote configuration management and execution']]],
  ['manager_36',['Using your package manager',['../page_install.html#install_linux_pkgmgr',1,'']]],
  ['manager_20mpm_20architecture_37',['The Module Peripheral Manager (MPM) Architecture',['../page_mpm.html',1,'page_devices']]],
  ['mangle_5fi2c_5faddrs_38',['mangle_i2c_addrs',['../structuhd_1_1usrp_1_1dboard__iface__special__props__t.html#a5bef14be2189e97c69c94902dc49c831',1,'uhd::usrp::dboard_iface_special_props_t']]],
  ['manual_39',['Manual',['../page_devices.html',1,'Devices &amp; Usage Manual'],['../md_fpga.html',1,'FPGA Manual'],['../page_uhd.html',1,'UHD Development Manual']]],
  ['manual_20gain_20profile_40',['Manual Gain Profile',['../page_zbx.html#zbx_gain_manual',1,'']]],
  ['manual_20install_20of_20libusb_20optional_41',['Manual Install of libUSB (optional)',['../page_install.html#install_libUSB',1,'']]],
  ['manual_20parts_42',['Manual Parts',['../index.html#autotoc_md11',1,'']]],
  ['manual_20phase_20alignment_20testing_20receiver_43',['Manual phase alignment testing (Receiver)',['../page_rdtesting.html#rdtesting_phase_rx_manual',1,'']]],
  ['manual_20procedure_44',['Manual Procedure',['../page_rdtesting.html#rdtesting_bist_e320_manual',1,'E320 Manual Procedure'],['../page_rdtesting.html#rdtesting_bist_n3x0_manual',1,'N300/N310 Manual Procedure']]],
  ['manual_20test_20procedure_45',['Manual Test Procedure',['../page_rdtesting.html#rdtesting_devtest_manual',1,'Devtest: Manual Test Procedure'],['../page_rdtesting.html#rdtesting_fpgadspverif_manual',1,'FPGA DSP Verification: Manual Test Procedure'],['../page_rdtesting.html#rdtesting_fpgafuncverif_manual',1,'FPGA Functional Verification: Manual Test Procedure'],['../page_rdtesting.html#rdtesting_gpsdo_manual',1,'GPSDO: Manual Test Procedure'],['../page_rdtesting.html#rdtesting_fpga_testbenches_manual',1,'Manual Test Procedure']]],
  ['manual_5fcoerce_46',['MANUAL_COERCE',['../classuhd_1_1property__tree.html#ae509cb2b5e06df9926ab2c0e7e2c76bca740ade71d6e76ec6e81af54412ecd857',1,'uhd::property_tree']]],
  ['manuals_47',['General Usage Manuals',['../page_devices.html#autotoc_md0',1,'']]],
  ['many_20different_20compat_20numbers_48',['Why are there so many different compat numbers?',['../page_compat.html#compat_faq_whymany',1,'']]],
  ['map_49',['Map',['../page_usrp_e3xx.html#e3xx_regmap',1,'E3XX FPGA Register Map'],['../page_usrp_n3xx.html#n3xx_mg_regmap',1,'FPGA Register Map']]],
  ['mapped_20axi4_20sim_5faxi4_5flib_20vh_50',['Memory Mapped AXI4 (sim_axi4_lib.vh)',['../md_usrp3_2sim_2libs__axi.html#autotoc_md181',1,'']]],
  ['mapping_51',['Mapping',['../page_gpio_api.html#xgpio_fpanel_pins',1,'Pin Mapping'],['../page_gpio_api.html#autotoc_md9',1,'Pin Mapping'],['../page_usrp_e3xx.html#autotoc_md55',1,'Pin Mapping'],['../page_usrp_e3xx.html#autotoc_md57',1,'Pin Mapping'],['../page_usrp_x3x0.html#autotoc_md75',1,'Pin Mapping'],['../page_x400_gpio_api.html#x4x0gpio_fpanel_pins',1,'Pin Mapping']]],
  ['mark_5fclean_52',['mark_clean',['../classuhd_1_1experts_1_1dag__vertex__t.html#a48c73b458dc379723b32441948dfe22a',1,'uhd::experts::dag_vertex_t::mark_clean()'],['../classuhd_1_1experts_1_1data__node__t.html#af5ae6c2458c53f1400ca523a5fd03bef',1,'uhd::experts::data_node_t::mark_clean()'],['../classuhd_1_1dirty__tracked.html#a7c8f2c6086a11d679e60d198d6b2a741',1,'uhd::dirty_tracked::mark_clean()']]],
  ['mask_53',['mask',['../structuhd_1_1transport_1_1if__addrs__t.html#af08a5933203c43c84bc17006c93307e2',1,'uhd::transport::if_addrs_t::mask'],['../namespaceuhd_1_1soft__reg__field.html#a07cf4a63f8c8b7dd4a81f3d796212f39',1,'uhd::soft_reg_field::mask()']]],
  ['master_20clock_20rate_54',['Master Clock Rate',['../page_usrp_b100.html#b100_mcr',1,'Changing the Master Clock Rate'],['../page_usrp_b200.html#b200_mcr',1,'Changing the Master Clock Rate'],['../page_usrp_e1x0.html#e1x0_mcr',1,'Changing the Master Clock Rate']]],
  ['master_20clock_20rate_20and_20nyquist_55',['Master clock rate and Nyquist',['../page_general.html#general_sampleratenotes_nyquist',1,'']]],
  ['master_20clock_20rate_20tick_20rate_20and_20sampling_20rate_56',['Master Clock Rate, Tick Rate, and Sampling Rate',['../page_twinrx.html#twinrx_dboards_mcr',1,'']]],
  ['master_20clock_20rates_57',['Master Clock Rates',['../page_usrp_x4xx.html#x4xx_usage_mcrs',1,'']]],
  ['master_20clock_20selection_58',['Automatic master-clock selection',['../page_general.html#general_sampleratenotes_automatic',1,'']]],
  ['master_5fdoc_59',['master_doc',['../namespaceconf.html#aa95c63cf0a3d87fed36d450840c6fd48',1,'conf']]],
  ['match_60',['match',['../classuhd_1_1rfnoc_1_1block__id__t.html#a31125f1b2ee6f2ddc6da55055469d90d',1,'uhd::rfnoc::block_id_t']]],
  ['math_2ehpp_61',['math.hpp',['../math_8hpp.html',1,'']]],
  ['max_5fband_5ffreq_62',['max_band_freq',['../structuhd_1_1usrp_1_1zbx_1_1zbx__tune__map__item__t.html#a5f6ed681f833a5b1a184ae3aebdcc77e',1,'uhd::usrp::zbx::zbx_tune_map_item_t']]],
  ['max_5fhold_63',['MAX_HOLD',['../namespaceuhd_1_1rfnoc.html#ade8db4b0b967368b6e4310e487dcdd57ad723f68ba687af2be73da66ae3b4b59b',1,'uhd::rfnoc']]],
  ['max_5fpacket_5fsize_64',['MAX_PACKET_SIZE',['../classuhd_1_1rfnoc_1_1chdr_1_1strc__payload.html#a831f1e384f202877ae4ab9493b06fdd5',1,'uhd::rfnoc::chdr::strc_payload']]],
  ['mb_5fcontrol_65',['mb_control',['../structuhd_1_1rfnoc_1_1noc__block__base_1_1make__args__t.html#ae42c63eb3fe5c1615b8b42f12251f797',1,'uhd::rfnoc::noc_block_base::make_args_t']]],
  ['mb_5fcontroller_66',['mb_controller',['../classuhd_1_1rfnoc_1_1mb__controller.html',1,'uhd::rfnoc']]],
  ['mb_5fcontroller_2ehpp_67',['mb_controller.hpp',['../mb__controller_8hpp.html',1,'']]],
  ['mb_5fctrl_68',['mb_ctrl',['../structuhd_1_1extension_1_1extension_1_1factory__args.html#a98380a6c367c90b78dcd61b3088cbc0c',1,'uhd::extension::extension::factory_args']]],
  ['mboard_5feeprom_2eh_69',['mboard_eeprom.h',['../mboard__eeprom_8h.html',1,'']]],
  ['mboard_5feeprom_2ehpp_70',['mboard_eeprom.hpp',['../mboard__eeprom_8hpp.html',1,'']]],
  ['mboard_5feeprom_5ft_71',['mboard_eeprom_t',['../namespaceuhd_1_1usrp.html#aac05e8c2dfe2725186d45f438401d6d3',1,'uhd::usrp']]],
  ['mboard_5fid_72',['mboard_id',['../structuhd__usrp__rx__info__t.html#a8a450944fe0ef66c790eb5f0c85ad461',1,'uhd_usrp_rx_info_t::mboard_id'],['../structuhd__usrp__tx__info__t.html#a946066ee9d7140a852a3086cd0bd67b6',1,'uhd_usrp_tx_info_t::mboard_id']]],
  ['mboard_5fname_73',['mboard_name',['../structuhd__usrp__rx__info__t.html#aeb7c38d2c252b93b43da1555b2d7040d',1,'uhd_usrp_rx_info_t::mboard_name'],['../structuhd__usrp__tx__info__t.html#aa428598b0a81f274d0804592a505c79d',1,'uhd_usrp_tx_info_t::mboard_name']]],
  ['mboard_5fserial_74',['mboard_serial',['../structuhd__usrp__rx__info__t.html#ae20c0db7c46687ab17d5bbd456b4da86',1,'uhd_usrp_rx_info_t::mboard_serial'],['../structuhd__usrp__tx__info__t.html#afdc693ab454b3a5c0ed8c1a0c0972c83',1,'uhd_usrp_tx_info_t::mboard_serial']]],
  ['measurement_20devices_75',['Other measurement devices',['../page_power.html#power_usercal_extend_generic',1,'']]],
  ['memmap32_5fiface_76',['memmap32_iface',['../structuhd_1_1memmap32__iface.html',1,'uhd']]],
  ['memmap32_5fiface_5ftimed_77',['memmap32_iface_timed',['../structuhd_1_1memmap32__iface__timed.html',1,'uhd']]],
  ['memmap_5fiface_2ehpp_78',['memmap_iface.hpp',['../memmap__iface_8hpp.html',1,'']]],
  ['memory_20and_20eeprom_79',['Flash Memory and EEPROM',['../page_zbx.html#zbx_flash',1,'']]],
  ['memory_20for_20programmable_20logic_80',['DDR4 Memory for Programmable Logic',['../page_usrp_x4xx.html#x4xx_pl_dram',1,'']]],
  ['memory_20mapped_20axi4_20sim_5faxi4_5flib_20vh_81',['Memory Mapped AXI4 (sim_axi4_lib.vh)',['../md_usrp3_2sim_2libs__axi.html#autotoc_md181',1,'']]],
  ['mender_82',['Updating the Filesystem Using Mender',['../page_usrp_x4xx.html#x4xx_updating_filesystems_mender',1,'']]],
  ['mender_20artifact_83',['Mender Artifact',['../page_usrp_x4xx.html#x4xx_updating_filesystems_mender_artifact',1,'Downloading a Mender Artifact'],['../page_usrp_x4xx.html#x4xx_updating_filesystems_mender_install',1,'Installing the Mender Artifact']]],
  ['mender_3a_20remote_20update_20capability_84',['Mender: Remote update capability',['../page_usrp_e3xx.html#e3xx_rasm_mender',1,'Mender: Remote update capability'],['../page_usrp_n3xx.html#n3xx_rasm_mender',1,'Mender: Remote update capability']]],
  ['mentor_20graphics_20modelsim_85',['Using Mentor Graphics ModelSim',['../md_usrp3_2sim_2running__testbenches.html#autotoc_md210',1,'']]],
  ['message_86',['message',['../structuhd_1_1log_1_1logging__info.html#af3a8b3ed26b868437b40cc66872db932',1,'uhd::log::logging_info']]],
  ['meta_3a_20axi4_20reader_87',['Meta: AXI4 Reader',['../md_usrp3_2sim_2libs__axi.html#autotoc_md187',1,'']]],
  ['meta_3a_20axi4_20writer_88',['Meta: AXI4 Writer',['../md_usrp3_2sim_2libs__axi.html#autotoc_md186',1,'']]],
  ['meta_5frange_5ft_89',['meta_range_t',['../structuhd_1_1meta__range__t.html',1,'uhd::meta_range_t'],['../structuhd_1_1meta__range__t.html#a984d835f7de595da5f7476bec1ea561d',1,'uhd::meta_range_t::meta_range_t(void)'],['../structuhd_1_1meta__range__t.html#a3cc9dc38cb26185596b785070f6b3cda',1,'uhd::meta_range_t::meta_range_t(InputIterator first, InputIterator last)'],['../structuhd_1_1meta__range__t.html#a75b127b424b6f5b6d8ff10a6430da110',1,'uhd::meta_range_t::meta_range_t(double start, double stop, double step=0)']]],
  ['metadata_90',['metadata',['../structuhd_1_1image__loader_1_1image__loader__args__t.html#ac8a793a0122ab9142636d80afb400715',1,'uhd::image_loader::image_loader_args_t::metadata'],['../structuhd_1_1usrp_1_1component__file__t.html#a393d2aeca20899b3fc933267905d843a',1,'uhd::usrp::component_file_t::metadata']]],
  ['metadata_2eh_91',['metadata.h',['../metadata_8h.html',1,'']]],
  ['metadata_2ehpp_92',['metadata.hpp',['../metadata_8hpp.html',1,'']]],
  ['method_201_93',['Method 1',['../page_usrp2.html#autotoc_md52',1,'']]],
  ['method_201_20poll_20the_20usrp_20time_20registers_94',['Method 1 - poll the USRP time registers',['../page_sync.html#sync_time_reg',1,'']]],
  ['method_202_20linux_20only_95',['Method 2 (Linux Only)',['../page_usrp2.html#autotoc_md53',1,'']]],
  ['method_202_20query_20the_20gpsdo_20for_20seconds_96',['Method 2 - query the GPSDO for seconds',['../page_sync.html#sync_time_gpsdo',1,'']]],
  ['method_203_20mimo_20cable_97',['Method 3 - MIMO cable',['../page_sync.html#sync_time_mimocable',1,'']]],
  ['method_20in_20a_20subclass_98',['is required to implement the &quot;resolve&quot; method in a subclass.',['../classuhd_1_1experts_1_1worker__node__t.html#autotoc_md261',1,'']]],
  ['mgmt_5fhop_5ft_99',['mgmt_hop_t',['../classuhd_1_1rfnoc_1_1chdr_1_1mgmt__hop__t.html',1,'uhd::rfnoc::chdr::mgmt_hop_t'],['../classuhd_1_1rfnoc_1_1chdr_1_1mgmt__hop__t.html#aee393dce92776c2753705a7cb584e719',1,'uhd::rfnoc::chdr::mgmt_hop_t::mgmt_hop_t()=default'],['../classuhd_1_1rfnoc_1_1chdr_1_1mgmt__hop__t.html#a9581b0c6b79a329ab0c8f14ad71dcb71',1,'uhd::rfnoc::chdr::mgmt_hop_t::mgmt_hop_t(const mgmt_hop_t &amp;rhs)=default']]],
  ['mgmt_5fop_5fadvertise_100',['MGMT_OP_ADVERTISE',['../classuhd_1_1rfnoc_1_1chdr_1_1mgmt__op__t.html#a2e1134e6250a7ebb929f02637f3971baa3e06d647fc3e35dedaf21b5c6a58308e',1,'uhd::rfnoc::chdr::mgmt_op_t']]],
  ['mgmt_5fop_5fcfg_5frd_5freq_101',['MGMT_OP_CFG_RD_REQ',['../classuhd_1_1rfnoc_1_1chdr_1_1mgmt__op__t.html#a2e1134e6250a7ebb929f02637f3971baaef3b1c4e07cacd8128e5d0e0f51b54f4',1,'uhd::rfnoc::chdr::mgmt_op_t']]],
  ['mgmt_5fop_5fcfg_5frd_5fresp_102',['MGMT_OP_CFG_RD_RESP',['../classuhd_1_1rfnoc_1_1chdr_1_1mgmt__op__t.html#a2e1134e6250a7ebb929f02637f3971baa51f9b19d8ed7f7eccfc8bdb091332d12',1,'uhd::rfnoc::chdr::mgmt_op_t']]],
  ['mgmt_5fop_5fcfg_5fwr_5freq_103',['MGMT_OP_CFG_WR_REQ',['../classuhd_1_1rfnoc_1_1chdr_1_1mgmt__op__t.html#a2e1134e6250a7ebb929f02637f3971baa2038ed496463c74f6a9941cf9d58703b',1,'uhd::rfnoc::chdr::mgmt_op_t']]],
  ['mgmt_5fop_5finfo_5freq_104',['MGMT_OP_INFO_REQ',['../classuhd_1_1rfnoc_1_1chdr_1_1mgmt__op__t.html#a2e1134e6250a7ebb929f02637f3971baa5cb687c290830de3d08f212d9b4a4cb0',1,'uhd::rfnoc::chdr::mgmt_op_t']]],
  ['mgmt_5fop_5finfo_5fresp_105',['MGMT_OP_INFO_RESP',['../classuhd_1_1rfnoc_1_1chdr_1_1mgmt__op__t.html#a2e1134e6250a7ebb929f02637f3971baa0812c27605f0bd609b99611e3be27aa5',1,'uhd::rfnoc::chdr::mgmt_op_t']]],
  ['mgmt_5fop_5fnop_106',['MGMT_OP_NOP',['../classuhd_1_1rfnoc_1_1chdr_1_1mgmt__op__t.html#a2e1134e6250a7ebb929f02637f3971baa0bda14ffe118550d32f278fd58c9b848',1,'uhd::rfnoc::chdr::mgmt_op_t']]],
  ['mgmt_5fop_5freturn_107',['MGMT_OP_RETURN',['../classuhd_1_1rfnoc_1_1chdr_1_1mgmt__op__t.html#a2e1134e6250a7ebb929f02637f3971baa363155b69db846dd8ae927a110066471',1,'uhd::rfnoc::chdr::mgmt_op_t']]],
  ['mgmt_5fop_5fsel_5fdest_108',['MGMT_OP_SEL_DEST',['../classuhd_1_1rfnoc_1_1chdr_1_1mgmt__op__t.html#a2e1134e6250a7ebb929f02637f3971baa7c5a8820bbb14335ebe09ddd366e9367',1,'uhd::rfnoc::chdr::mgmt_op_t']]],
  ['mgmt_5fop_5ft_109',['mgmt_op_t',['../classuhd_1_1rfnoc_1_1chdr_1_1mgmt__op__t.html',1,'uhd::rfnoc::chdr::mgmt_op_t'],['../classuhd_1_1rfnoc_1_1chdr_1_1mgmt__op__t.html#a1838022decbbb3c9a5b9136e64eeb20d',1,'uhd::rfnoc::chdr::mgmt_op_t::mgmt_op_t(const op_code_t op_code, const payload_t op_payload=0, const uint8_t ops_pending=0)'],['../classuhd_1_1rfnoc_1_1chdr_1_1mgmt__op__t.html#a2306a1ccf4764e6495f4eeb2a33a19e0',1,'uhd::rfnoc::chdr::mgmt_op_t::mgmt_op_t(const mgmt_op_t &amp;rhs)=default']]],
  ['mgmt_5fpayload_110',['mgmt_payload',['../classuhd_1_1rfnoc_1_1chdr_1_1mgmt__payload.html',1,'uhd::rfnoc::chdr::mgmt_payload'],['../classuhd_1_1rfnoc_1_1chdr_1_1mgmt__payload.html#af2589e73df601a35d668f33ac60cc29f',1,'uhd::rfnoc::chdr::mgmt_payload::mgmt_payload()=default'],['../classuhd_1_1rfnoc_1_1chdr_1_1mgmt__payload.html#a3f2b0a899ca698dff31dff311affd754',1,'uhd::rfnoc::chdr::mgmt_payload::mgmt_payload(const mgmt_payload &amp;rhs)=default'],['../classuhd_1_1rfnoc_1_1chdr_1_1mgmt__payload.html#af1df2f9bcee9e52203e3fa3a411855c0',1,'uhd::rfnoc::chdr::mgmt_payload::mgmt_payload(mgmt_payload &amp;&amp;rhs)=default']]],
  ['mhz_111',['MHz',['../page_usrp_n3xx.html#autotoc_md59',1,'In this example, the second Rx band would start at 431 MHz.'],['../page_usrp2.html#usrp2_hw_refclk',1,'Ref Clock - 10 MHz']]],
  ['mhz_20or_20other_20frequency_112',['Ref Clock (10 MHz or other frequency)',['../page_usrp_x3x0.html#x3x0_hw_x3x0_hw_ref10M',1,'']]],
  ['mhz_20reference_20signals_113',['External PPS and 10 MHz reference signals',['../page_sync.html#sync_commonref_pps',1,'']]],
  ['mhz_20uses_20external_20vcxo_114',['Set 61.44 MHz - uses external VCXO',['../page_usrp_b100.html#b100_mcr_vcxo',1,'']]],
  ['microcontroller_115',['Microcontroller',['../page_usrp_x4xx.html#x4xx_getting_started_serial_micro',1,'Connecting to the Microcontroller'],['../page_usrp_x4xx.html#x4xx_overview_micro',1,'The STM32 Microcontroller']]],
  ['microcontroller_116',['microcontroller',['../page_usrp_e3xx.html#e320_getting_started_serial_micro',1,'Connecting to the microcontroller'],['../page_usrp_n3xx.html#n3xx_getting_started_serial_micro',1,'Connecting to the microcontroller'],['../page_usrp_e3xx.html#e320_micro',1,'The STM32 microcontroller'],['../page_usrp_n3xx.html#n3xx_micro',1,'The STM32 microcontroller']]],
  ['migration_20guide_20to_20mpm_20architecture_117',['E310 Migration Guide to MPM architecture',['../page_usrp_e3xx.html#e31x_migration',1,'']]],
  ['mimo_20cable_118',['Using the MIMO Cable',['../page_usrp2.html#usrp2_mimocable',1,'']]],
  ['mimo_20cable_119',['Method 3 - MIMO cable',['../page_sync.html#sync_time_mimocable',1,'']]],
  ['mimo_20cable_20reference_20signals_20n200_20series_20usrp2_120',['MIMO cable reference signals (N200-Series, USRP2)',['../page_sync.html#sync_commonref_mimo',1,'']]],
  ['mimo_20operation_121',['MIMO Operation',['../page_multiple.html#multiple_mimo',1,'']]],
  ['mimo_20with_20sbx_122',['N2x0 MIMO with SBX',['../page_rdtesting.html#rdtesting_phase_rx_N2x0_MIMO',1,'']]],
  ['mimo_20xcvr_20board_123',['E310 MIMO XCVR board',['../page_dboards.html#dboards_e300',1,'']]],
  ['min_5fband_5ffreq_124',['min_band_freq',['../structuhd_1_1usrp_1_1zbx_1_1zbx__tune__map__item__t.html#abe1a47170310a92427ffc0aff62e5859',1,'uhd::usrp::zbx::zbx_tune_map_item_t']]],
  ['mini_20targets_20and_20outputs_125',['B2xx-mini Targets and Outputs',['../md_usrp3_2build__instructions.html#autotoc_md131',1,'']]],
  ['minor_20compat_20numbers_126',['Major and Minor Compat Numbers',['../page_compat.html#compat_minor_major',1,'']]],
  ['minor_5fcompat_127',['MINOR_COMPAT',['../classuhd_1_1rfnoc_1_1ddc__block__control.html#aa8bf1bee869960bb91e3a9ef1a3f8322',1,'uhd::rfnoc::ddc_block_control::MINOR_COMPAT'],['../classuhd_1_1rfnoc_1_1duc__block__control.html#a81dbe47b13b641d6f6bb709e425158ff',1,'uhd::rfnoc::duc_block_control::MINOR_COMPAT'],['../classuhd_1_1rfnoc_1_1fir__filter__block__control.html#ace495537782e9f8ea0ca7084f75e7dbd',1,'uhd::rfnoc::fir_filter_block_control::MINOR_COMPAT'],['../classuhd_1_1rfnoc_1_1lc__block__control.html#a31170040bd37e71b626c3757bc25bfc6',1,'uhd::rfnoc::lc_block_control::MINOR_COMPAT'],['../classuhd_1_1rfnoc_1_1replay__block__control.html#ae60170e0696e4ff31c7ea0c1df90f614',1,'uhd::rfnoc::replay_block_control::MINOR_COMPAT']]],
  ['miscellaneous_128',['Miscellaneous',['../page_usrp2.html#usrp2_misc',1,'Miscellaneous'],['../page_usrp_b100.html#b100_misc',1,'Miscellaneous'],['../page_usrp_e1x0.html#e1x0_misc',1,'Miscellaneous'],['../page_usrp_x3x0.html#x3x0_misc',1,'Miscellaneous']]],
  ['miscellaneous_20notes_129',['Miscellaneous Notes',['../page_general.html#general_misc',1,'']]],
  ['miso_5fedge_130',['miso_edge',['../structuhd_1_1spi__config__t.html#a60561a6d43cb7c887b7e8a39bccd437e',1,'uhd::spi_config_t']]],
  ['missing_20and_20emulated_20features_131',['Missing and Emulated Features',['../page_usrp1.html#usrp1_emul',1,'']]],
  ['missing_20features_132',['List of missing features',['../page_usrp1.html#usrp1_emul_listmissing',1,'']]],
  ['mock_5fblock_2ehpp_133',['mock_block.hpp',['../mock__block_8hpp.html',1,'']]],
  ['mock_5fblock_5fcontainer_134',['mock_block_container',['../structuhd_1_1rfnoc_1_1mock__block__container.html',1,'uhd::rfnoc']]],
  ['mock_5freg_5fiface_5ft_135',['mock_reg_iface_t',['../classuhd_1_1rfnoc_1_1mock__reg__iface__t.html',1,'uhd::rfnoc::mock_reg_iface_t'],['../classuhd_1_1rfnoc_1_1mock__reg__iface__t.html#a0797a02612e8c6c65a545a3dde4c5a26',1,'uhd::rfnoc::mock_reg_iface_t::mock_reg_iface_t()']]],
  ['mode_136',['Mode',['../page_mpm.html#mpm_shell_hijack',1,'Hijack Mode'],['../page_usrp_e3xx.html#e3xx_getting_started_network_mode',1,'Network Mode'],['../page_mpm.html#mpm_modes',1,'Network vs. Embedded Mode'],['../page_x400_gpio_api.html#x4x0_spi_iface',1,'The x4x0 SPI Mode'],['../page_rdtesting.html#autotoc_md23',1,'USRP E3xx Device (Embedded Mode)']]],
  ['mode_137',['mode',['../page_usrp2.html#usrp2_mimocable_dual',1,'Dual Ethernet mode'],['../page_rdtesting.html#autotoc_md46',1,'Embedded mode'],['../page_rdtesting.html#autotoc_md50',1,'Embedded mode'],['../classuhd_1_1rfnoc_1_1keep__one__in__n__block__control.html#aa1f41fe244175d36ebe707baef7b50e0',1,'uhd::rfnoc::keep_one_in_n_block_control::mode'],['../page_usrp2.html#usrp2_mimocable_shared',1,'Shared Ethernet mode']]],
  ['models_138',['Models',['../page_gpsdo.html',1,'Internal GPSDO (USRP-N2x0/E1X0 Models)'],['../page_gpsdo_b2x0.html',1,'Internal GPSDO Application Notes (USRP-B2x0 Models)'],['../page_gpsdo_x3x0.html',1,'Internal GPSDO Application Notes (USRP-X3x0 Models)']]],
  ['modelsim_139',['ModelSim',['../md_usrp3_2sim_2running__testbenches.html#autotoc_md214',1,'Compiling the Simulation with ModelSim'],['../md_usrp3_2sim_2running__testbenches.html#autotoc_md211',1,'Setting Up ModelSim'],['../md_usrp3_2sim_2running__testbenches.html#autotoc_md210',1,'Using Mentor Graphics ModelSim']]],
  ['modelsim_20natively_140',['Simulating with ModelSim Natively',['../md_usrp3_2sim_2running__testbenches.html#autotoc_md213',1,'']]],
  ['modelsim_20not_20found_141',['ModelSim Not Found',['../md_usrp3_2sim_2running__testbenches.html#autotoc_md217',1,'']]],
  ['modelsim_20optional_142',['Download and Install ModelSim (Optional)',['../md_usrp3_2build__instructions.html#autotoc_md116',1,'']]],
  ['modelsim_20simulation_20libraries_20not_20found_143',['ModelSim Simulation Libraries Not Found',['../md_usrp3_2sim_2running__testbenches.html#autotoc_md218',1,'']]],
  ['modelsim_20specific_144',['ModelSim Specific',['../md_usrp3_2vivado__env__utils.html#autotoc_md242',1,'']]],
  ['modelsim_20through_20vivado_145',['Simulating with ModelSim through Vivado',['../md_usrp3_2sim_2running__testbenches.html#autotoc_md212',1,'']]],
  ['modification_146',['External clock modification',['../page_usrp1.html#usrp1_hw_extclk',1,'']]],
  ['modify_20calibration_20data_147',['Modify Calibration Data',['../page_calibration.html#modify_cal_data',1,'']]],
  ['modify_20existing_20vivado_20block_20design_20bd_148',['Modify existing Vivado Block Design (BD)',['../md_usrp3_2vivado__env__utils.html#autotoc_md246',1,'']]],
  ['modify_20existing_20vivado_20ip_149',['Modify existing Vivado IP',['../md_usrp3_2vivado__env__utils.html#autotoc_md245',1,'']]],
  ['modify_20existing_20vivado_20tcl_20based_20block_20design_150',['Modify existing Vivado Tcl-based Block Design',['../md_usrp3_2vivado__env__utils.html#autotoc_md247',1,'']]],
  ['modify_20to_20use_20motherboard_20oscillator_151',['RFX - Modify to use motherboard oscillator',['../page_dboards.html#dboards_rfxmod',1,'']]],
  ['modifying_20and_20compiling_20uhd_20and_20mpm_20for_20the_20e320_152',['Modifying and compiling UHD and MPM for the E320',['../page_usrp_e3xx.html#e3xx_software_dev',1,'']]],
  ['modifying_20and_20compiling_20uhd_20and_20mpm_20for_20the_20n3xx_153',['Modifying and compiling UHD and MPM for the N3XX',['../page_usrp_n3xx.html#n3xx_software_dev',1,'']]],
  ['modifying_20for_20other_20boards_20that_20usrp1_154',['DBSRX - Modifying for other boards that USRP1',['../page_dboards.html#dboards_dbsrxmod',1,'']]],
  ['module_155',['Writing a Top-level Simulation Module',['../md_usrp3_2sim_2writing__sim__top.html',1,'']]],
  ['module_20and_20motherboard_20daughterboard_20revisions_156',['Module and Motherboard/Daughterboard Revisions',['../page_usrp_n3xx.html#n3xx_mg_revs',1,'']]],
  ['module_20definition_157',['Main Module Definition',['../md_usrp3_2sim_2legacy__testbenches.html#autotoc_md154',1,'']]],
  ['module_20peripheral_20manager_20mpm_20architecture_158',['The Module Peripheral Manager (MPM) Architecture',['../page_mpm.html',1,'page_devices']]],
  ['modules_159',['modules',['../md_usrp2_2customize__signal__chain.html#autotoc_md108',1,'Inserting custom modules'],['../page_general.html#general_misc_dynamic',1,'Support for dynamically loadable modules']]],
  ['modules_20for_20x_20series_20pcie_20connectivity_160',['NI RIO Kernel Modules for X-Series PCIe Connectivity',['../page_ni_rio_kernel.html',1,'page_usrp_x3x0']]],
  ['monitor_20the_20host_20network_20traffic_161',['Monitor the host network traffic',['../page_usrp2.html#usrp2_commprob_wireshark',1,'Monitor the host network traffic'],['../page_usrp_x3x0.html#x3x0_comm_issues_monitor',1,'Monitor the host network traffic']]],
  ['monitor_20the_20serial_20output_162',['Monitor the serial output',['../page_usrp2.html#usrp2_commprob_uart',1,'']]],
  ['more_5ffragments_163',['more_fragments',['../structuhd_1_1rx__metadata__t.html#a10b3fe1655a605bac6b5a07e7c8fe4f4',1,'uhd::rx_metadata_t']]],
  ['mosi_5fedge_164',['mosi_edge',['../structuhd_1_1spi__config__t.html#abc443ec89838134c69edf1346a3956f5',1,'uhd::spi_config_t']]],
  ['motherboard_165',['Motherboard',['../page_usrp_x3x0_config.html#x3x0cfg_hosthw_mb',1,'']]],
  ['motherboard_20clock_166',['Motherboard clock',['../page_usrp_x3x0.html#x3x0_set_clocking_mboard',1,'']]],
  ['motherboard_20cpld_167',['Motherboard CPLD',['../page_usrp_x4xx.html#x4xx_building_cpld',1,'Building the Motherboard CPLD'],['../page_usrp_x4xx.html#x4xx_updating_cpld',1,'Updating the Motherboard CPLD']]],
  ['motherboard_20daughterboard_20revisions_168',['Module and Motherboard/Daughterboard Revisions',['../page_usrp_n3xx.html#n3xx_mg_revs',1,'']]],
  ['motherboard_20oscillator_169',['RFX - Modify to use motherboard oscillator',['../page_dboards.html#dboards_rfxmod',1,'']]],
  ['motherboard_20slot_20names_170',['Motherboard Slot Names',['../page_configuration.html#config_subdev_slotnames',1,'USRP Family Motherboard Slot Names'],['../page_configuration.html#config_subdev_default',1,'USRP Family Motherboard Slot Names']]],
  ['mounting_20and_20cooling_171',['Rack Mounting and Cooling',['../page_usrp_x4xx.html#x4xx_overview_rackmount',1,'']]],
  ['move_20the_20clock_20configuration_20resistor_172',['Step 1: Move the clock configuration resistor',['../page_dboards.html#dboards_dbsrxmod_1',1,'']]],
  ['moving_5faverage_5fblock_5fcontrol_173',['moving_average_block_control',['../classuhd_1_1rfnoc_1_1moving__average__block__control.html',1,'uhd::rfnoc']]],
  ['moving_5faverage_5fblock_5fcontrol_2ehpp_174',['moving_average_block_control.hpp',['../moving__average__block__control_8hpp.html',1,'']]],
  ['mpm_175',['Configuring MPM',['../page_configfiles.html#configfiles_usrps_mpm',1,'']]],
  ['mpm_20architecture_176',['The Module Peripheral Manager (MPM) Architecture',['../page_mpm.html',1,'page_devices']]],
  ['mpm_20architecture_177',['E310 Migration Guide to MPM architecture',['../page_usrp_e3xx.html#e31x_migration',1,'']]],
  ['mpm_20configuration_20files_178',['Device Configuration through MPM configuration files',['../page_configuration.html#config_mpm',1,'']]],
  ['mpm_20devices_20n310_20e320_20x4x0_179',['MPM Devices (N310, E320, X4x0)',['../page_compat.html#compat_mpm',1,'']]],
  ['mpm_20for_20the_20e320_180',['Modifying and compiling UHD and MPM for the E320',['../page_usrp_e3xx.html#e3xx_software_dev',1,'']]],
  ['mpm_20for_20the_20n3xx_181',['Modifying and compiling UHD and MPM for the N3XX',['../page_usrp_n3xx.html#n3xx_software_dev',1,'']]],
  ['mpm_20natively_182',['MPM natively',['../page_usrp_e3xx.html#e3xx_software_dev_mpm_native',1,'Compiling MPM natively'],['../page_usrp_n3xx.html#n3xx_software_dev_mpm_native',1,'Compiling MPM natively']]],
  ['mpm_20tools_183',['MPM Tools',['../page_mpm.html#mpm_debug_other',1,'']]],
  ['mpm_2edox_184',['mpm.dox',['../mpm_8dox.html',1,'']]],
  ['msg_5fpayload_5ft_185',['msg_payload_t',['../classuhd_1_1msg__task.html#a206d383d45016b315660229479a1c046',1,'uhd::msg_task']]],
  ['msg_5ftask_186',['msg_task',['../classuhd_1_1msg__task.html',1,'uhd']]],
  ['msg_5ftask_2ehpp_187',['msg_task.hpp',['../msg__task_8hpp.html',1,'']]],
  ['msg_5ftype_5ft_188',['msg_type_t',['../classuhd_1_1msg__task.html#a361ea6fe59e21340284bf4bf6828d47c',1,'uhd::msg_task']]],
  ['msvc_189',['Build the project in MSVC',['../page_build_guide.html#build_in_msvc',1,'']]],
  ['msvc_20command_20line_190',['Build the project in MSVC (command line)',['../page_build_guide.html#build_msvc_cmd_line',1,'']]],
  ['mtu_191',['Configuring the MTU',['../page_usrp_x3x0_config.html#x3x0cfg_hostpc_netcfg_mtu',1,'']]],
  ['mtu_192',['mtu',['../structuhd_1_1rfnoc_1_1noc__block__base_1_1make__args__t.html#a4d6e6db078ba6997f57595f245ea51bd',1,'uhd::rfnoc::noc_block_base::make_args_t::mtu'],['../classuhd_1_1transport_1_1udp__simple.html#af1bc78241441aa5031cfe633d6909ec6',1,'uhd::transport::udp_simple::mtu']]],
  ['mtu_20tt_193',['MTU (&lt;tt&gt;mtu&lt;/tt&gt;)',['../page_properties.html#props_special_props_mtu',1,'']]],
  ['mtu_20tt_20mtu_20tt_194',['MTU (&lt;tt&gt;mtu&lt;/tt&gt;)',['../page_properties.html#props_special_props_mtu',1,'']]],
  ['multi_20channel_20blocks_20and_20resource_20types_195',['Properties on multi-channel blocks and resource types',['../page_properties.html#props_multichan',1,'']]],
  ['multi_20usrp_196',['High-Level: The Multi-USRP',['../page_coding.html#coding_api_hilevel',1,'']]],
  ['multi_20usrp_20clock_197',['High-Level: The Multi-USRP-Clock',['../page_coding.html#coding_api_hilevelclock',1,'']]],
  ['multi_5fpoke32_198',['multi_poke32',['../classuhd_1_1rfnoc_1_1mock__reg__iface__t.html#a774a4c7a65fccdaab4c38232364defed',1,'uhd::rfnoc::mock_reg_iface_t::multi_poke32()'],['../classuhd_1_1rfnoc_1_1multichan__register__iface.html#a88fd3f43d1d92cc14748e7ff8eca2e34',1,'uhd::rfnoc::multichan_register_iface::multi_poke32()'],['../classuhd_1_1rfnoc_1_1register__iface.html#a6aad1fb33656154a512d35d3cbdcf822',1,'uhd::rfnoc::register_iface::multi_poke32()']]],
  ['multi_5fusrp_199',['multi_usrp',['../classuhd_1_1usrp_1_1multi__usrp.html',1,'uhd::usrp']]],
  ['multi_5fusrp_2ehpp_200',['multi_usrp.hpp',['../multi__usrp_8hpp.html',1,'']]],
  ['multi_5fusrp_5fclock_201',['multi_usrp_clock',['../classuhd_1_1usrp__clock_1_1multi__usrp__clock.html',1,'uhd::usrp_clock']]],
  ['multi_5fusrp_5fclock_2ehpp_202',['multi_usrp_clock.hpp',['../multi__usrp__clock_8hpp.html',1,'']]],
  ['multichan_5fregister_5fiface_203',['multichan_register_iface',['../classuhd_1_1rfnoc_1_1multichan__register__iface.html',1,'uhd::rfnoc::multichan_register_iface'],['../classuhd_1_1rfnoc_1_1multichan__register__iface.html#af450ac0e988f66246b0c0998f6db8bb2',1,'uhd::rfnoc::multichan_register_iface::multichan_register_iface()']]],
  ['multichan_5fregister_5fiface_2ehpp_204',['multichan_register_iface.hpp',['../multichan__register__iface_8hpp.html',1,'']]],
  ['multiple_20device_20configuration_205',['Multiple device configuration',['../page_usrp2.html#usrp2_',1,'Multiple device configuration'],['../page_usrp_x3x0.html#x3x0_addressing_multidevcfg',1,'Multiple device configuration']]],
  ['multiple_20devices_20per_20host_206',['Multiple devices per host',['../page_usrp2.html#usrp2_network_multidev',1,'Multiple devices per host'],['../page_usrp_x3x0.html#x3x0_setup_network_multidevs',1,'Multiple devices per host']]],
  ['multiple_20paths_20at_20once_207',['Calibrating multiple paths at once',['../page_power.html#power_cal_switch',1,'']]],
  ['multiple_20rx_20channels_208',['Multiple RX channels',['../page_usrp2.html#usrp2_misc_multirx',1,'Multiple RX channels'],['../page_usrp_x3x0.html#x3x0_misc_multirx',1,'Multiple RX channels']]],
  ['multiple_20timed_20command_20advisory_209',['Multiple Timed Command Advisory',['../page_usrp_x3x0.html#x3x0_misc_timed_cmds_lockup',1,'']]],
  ['multiple_20usrp_20configurations_210',['Multiple USRP configurations',['../page_multiple.html',1,'page_devices']]],
  ['multiple_2edox_211',['multiple.dox',['../multiple_8dox.html',1,'']]],
  ['must_20have_20an_20equality_20operator_212',['- Must have an equality operator (==)',['../classuhd_1_1experts_1_1data__node__t.html#autotoc_md256',1,'']]],
  ['my_20usrp_20have_213',['my USRP have',['../md_usrp2_2build__instructions.html#autotoc_md100',1,'What FPGA does my USRP have?'],['../md_usrp3_2build__instructions.html#autotoc_md113',1,'What FPGA does my USRP have?']]]
];
